|
@@ -1,3 +1,34 @@
|
|
|
|
|
+
|
|
|
Add on board for ABC80/80X to make it possbile for WiFi, BLE etc.
|
|
Add on board for ABC80/80X to make it possbile for WiFi, BLE etc.
|
|
|
|
|
|
|
|
-Based on a MAX 10 FPGA for connecting to the ABC bus and an ESP32-S2 module for WiFi and BLE connectivity
|
|
|
|
|
|
|
+Based on a Intel FPGA for connecting to the ABC bus and an ESP32-S2 module for WiFi and BLE connectivity
|
|
|
|
|
+
|
|
|
|
|
+
|
|
|
|
|
+max80 (https://git.sweproj.com/ABC80/max80) contains the design files
|
|
|
|
|
+
|
|
|
|
|
+This design is licensed under the CERN Open Hardware License -
|
|
|
|
|
+
|
|
|
|
|
+Permissive version 2 or later.
|
|
|
|
|
+
|
|
|
|
|
+The source repository for this can be found at:
|
|
|
|
|
+
|
|
|
|
|
+https://git.sweproj.com/ABC80/max80
|
|
|
|
|
+
|
|
|
|
|
+© 2021 Per Mårtensson- All Rights Reserved
|
|
|
|
|
+
|
|
|
|
|
+----
|
|
|
|
|
+
|
|
|
|
|
+This source describes Open Hardware and is licensed under the CERN-OHL-P
|
|
|
|
|
+v2
|
|
|
|
|
+
|
|
|
|
|
+You may redistribute and modify this documentation and make products
|
|
|
|
|
+
|
|
|
|
|
+using it under the terms of the CERN-OHL-P v2 (https:/cern.ch/cern-ohl).
|
|
|
|
|
+
|
|
|
|
|
+This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED
|
|
|
|
|
+
|
|
|
|
|
+WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
|
|
|
|
|
+
|
|
|
|
|
+AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-P v2
|
|
|
|
|
+
|
|
|
|
|
+for applicable conditions
|
Per Mårtensson