|
@@ -114,8 +114,6 @@ set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULA
|
|
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to flash_clk
|
|
set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to flash_clk
|
|
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to flash_cs_n
|
|
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to flash_cs_n
|
|
-set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to flash_miso
|
|
|
|
-set_instance_assignment -name WEAK_PULL_UP_RESISTOR OFF -to flash_mosi
|
|
|
|
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to board_id
|
|
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to board_id
|
|
|
|
|
|
|
|
|
|
@@ -248,10 +246,6 @@ set_global_assignment -name SYSTEMVERILOG_FILE rng.sv
|
|
set_global_assignment -name QIP_FILE ip/int_osc/synthesis/int_osc.qip
|
|
set_global_assignment -name QIP_FILE ip/int_osc/synthesis/int_osc.qip
|
|
set_global_assignment -name VERILOG_FILE ip/pll4.v
|
|
set_global_assignment -name VERILOG_FILE ip/pll4.v
|
|
set_global_assignment -name VERILOG_FILE ip/pll3.v
|
|
set_global_assignment -name VERILOG_FILE ip/pll3.v
|
|
-set_global_assignment -name VERILOG_FILE ip/pll2_16.v
|
|
|
|
-set_global_assignment -name VERILOG_FILE ip/pll2_48.v
|
|
|
|
-set_global_assignment -name QIP_FILE ip/pll2_16.qip
|
|
|
|
-set_global_assignment -name QIP_FILE ip/pll2_48.qip
|
|
|
|
set_global_assignment -name VERILOG_FILE usb/usb_fs_phy/src_v/usb_fs_phy.v
|
|
set_global_assignment -name VERILOG_FILE usb/usb_fs_phy/src_v/usb_fs_phy.v
|
|
set_global_assignment -name VERILOG_FILE usb/usb_serial/src_v/usbf_sie_tx.v
|
|
set_global_assignment -name VERILOG_FILE usb/usb_serial/src_v/usbf_sie_tx.v
|
|
set_global_assignment -name VERILOG_FILE usb/usb_serial/src_v/usbf_sie_rx.v
|
|
set_global_assignment -name VERILOG_FILE usb/usb_serial/src_v/usbf_sie_rx.v
|
|
@@ -268,7 +262,7 @@ set_global_assignment -name SYSTEMVERILOG_FILE abcbus.sv
|
|
set_global_assignment -name VERILOG_FILE ip/abcmapram.v
|
|
set_global_assignment -name VERILOG_FILE ip/abcmapram.v
|
|
set_global_assignment -name VERILOG_FILE ip/fastmem_ip.v
|
|
set_global_assignment -name VERILOG_FILE ip/fastmem_ip.v
|
|
set_global_assignment -name SYSTEMVERILOG_FILE fast_mem.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE fast_mem.sv
|
|
-set_global_assignment -name MIF_FILE ../rv32/boot.mif
|
|
|
|
|
|
+set_global_assignment -name MIF_FILE output/sram.mif
|
|
set_global_assignment -name VERILOG_FILE picorv32.v
|
|
set_global_assignment -name VERILOG_FILE picorv32.v
|
|
set_global_assignment -name SYSTEMVERILOG_FILE functions.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE functions.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE spi_master.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE spi_master.sv
|
|
@@ -285,8 +279,6 @@ set_global_assignment -name SYSTEMVERILOG_FILE tmdsenc.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE video.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE video.sv
|
|
set_global_assignment -name SDC_FILE max80.sdc
|
|
set_global_assignment -name SDC_FILE max80.sdc
|
|
set_global_assignment -name SYSTEMVERILOG_FILE max80.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE max80.sv
|
|
-set_global_assignment -name SYSTEMVERILOG_FILE v1.sv
|
|
|
|
-set_global_assignment -name SYSTEMVERILOG_FILE v2.sv
|
|
|
|
set_global_assignment -name SOURCE_TCL_SCRIPT_FILE scripts/pins.tcl
|
|
set_global_assignment -name SOURCE_TCL_SCRIPT_FILE scripts/pins.tcl
|
|
set_global_assignment -name VERILOG_FILE ip/fifo.v
|
|
set_global_assignment -name VERILOG_FILE ip/fifo.v
|
|
set_global_assignment -name VERILOG_FILE ip/ddufifo.v
|
|
set_global_assignment -name VERILOG_FILE ip/ddufifo.v
|