 H. Peter Anvin
|
9ac4e30722
time: synchronize all clocks: RTC, SNTP, ESP, FPGA/ABC
|
2 years ago |
|
H. Peter Anvin
|
50f7f572a3
WIP: ringbuffer system between ESP32 and FPGA
|
2 years ago |
|
H. Peter Anvin
|
065742e213
esplink: fix startup time race condition on ESP32 side
|
2 years ago |
|
H. Peter Anvin
|
d8e0e2d6ac
esplink: handle arbitrary byte ranges; allow ESP to query status
|
2 years ago |
|
H. Peter Anvin
|
1725fbb91d
ESP32 code for FPGA link; test code and fixes
|
2 years ago |
|
H. Peter Anvin
|
aac953ed19
Implement FPGA <-> ESP32 communication path
|
2 years ago |
|
H. Peter Anvin
|
8a98d85fa5
Integrate esp32 build using arduino-cli; www contents in zip file (WIP)
|
2 years ago |
