| .. |
|
bypass.jic
|
9ac4e30722
time: synchronize all clocks: RTC, SNTP, ESP, FPGA/ABC
|
%!s(int64=2) %!d(string=hai) anos |
|
bypass.pin
|
f1e04bf5c7
esp32 firmware image with support for OTA updates of both FPGA and ESP32
|
%!s(int64=2) %!d(string=hai) anos |
|
bypass.rbf.gz
|
aec0a99499
time: don't sync as often, but always sync after NTP event
|
%!s(int64=2) %!d(string=hai) anos |
|
bypass.rpd.gz
|
aec0a99499
time: don't sync as often, but always sync after NTP event
|
%!s(int64=2) %!d(string=hai) anos |
|
bypass.sof
|
3847060a6e
Merge esplink work with mainline
|
%!s(int64=2) %!d(string=hai) anos |
|
bypass.svf.gz
|
aec0a99499
time: don't sync as often, but always sync after NTP event
|
%!s(int64=2) %!d(string=hai) anos |
|
bypass.xsvf.gz
|
aec0a99499
time: don't sync as often, but always sync after NTP event
|
%!s(int64=2) %!d(string=hai) anos |
|
v1.fw
|
52945884b7
www: automatically update the status page content periodically
|
%!s(int64=2) %!d(string=hai) anos |
|
v1.jic
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v1.pin
|
aac953ed19
Implement FPGA <-> ESP32 communication path
|
%!s(int64=2) %!d(string=hai) anos |
|
v1.rbf.gz
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v1.rpd.gz
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v1.sof
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v1.svf.gz
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v1.xsvf.gz
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v2.fw
|
52945884b7
www: automatically update the status page content periodically
|
%!s(int64=2) %!d(string=hai) anos |
|
v2.jic
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v2.pin
|
aac953ed19
Implement FPGA <-> ESP32 communication path
|
%!s(int64=2) %!d(string=hai) anos |
|
v2.rbf.gz
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v2.rpd.gz
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v2.sof
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v2.svf.gz
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
|
v2.xsvf.gz
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
%!s(int64=2) %!d(string=hai) anos |
H. Peter Anvin
52945884b7
www: automatically update the status page content periodically