| 12345678910111213141516171819202122232425262728293031 | 
							- # -------------------------------------------------------------------------- #
 
- #
 
- # Copyright (C) 2019  Intel Corporation. All rights reserved.
 
- # Your use of Intel Corporation's design tools, logic functions 
 
- # and other software and tools, and any partner logic 
 
- # functions, and any output files from any of the foregoing 
 
- # (including device programming or simulation files), and any 
 
- # associated documentation or information are expressly subject 
 
- # to the terms and conditions of the Intel Program License 
 
- # Subscription Agreement, the Intel Quartus Prime License Agreement,
 
- # the Intel FPGA IP License Agreement, or other applicable license
 
- # agreement, including, without limitation, that your use is for
 
- # the sole purpose of programming logic devices manufactured by
 
- # Intel and sold by Intel or its authorized distributors.  Please
 
- # refer to the applicable agreement for further details, at
 
- # https://fpgasoftware.intel.com/eula.
 
- #
 
- # -------------------------------------------------------------------------- #
 
- #
 
- # Quartus Prime
 
- # Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
 
- # Date created = 13:01:33  February 22, 2021
 
- #
 
- # -------------------------------------------------------------------------- #
 
- QUARTUS_VERSION = "18.1"
 
- DATE = "13:01:33  February 22, 2021"
 
- # Revisions
 
- PROJECT_REVISION = "max80"
 
 
  |