androda
|
2f08b9fa73
Swap to #ifdef
|
3 gadi atpakaļ |
androda
|
3158391c86
Merge branch 'main' into XCVR
|
3 gadi atpakaļ |
androda
|
ceb6da764b
Boot tested
|
3 gadi atpakaļ |
androda
|
b4b0ce711f
Cleaning up changes
|
3 gadi atpakaļ |
androda
|
77698d0a68
Disable by default
|
3 gadi atpakaļ |
androda
|
d593c0817c
Seems to boot
|
3 gadi atpakaļ |
Glenn Anderson
|
adca34aeb8
Write speed tuning
|
3 gadi atpakaļ |
Eric Helgeson
|
693ab2a5c0
Merge pull request #88 from mactcp/Bus-settle-delay-cleanup
|
3 gadi atpakaļ |
androda
|
4d3ee87c56
Work in progress
|
3 gadi atpakaļ |
Glenn Anderson
|
ba1b3df680
Cleanup of SCSI phase change code, and adjustment of bus settle delays.
|
3 gadi atpakaļ |
Eric Helgeson
|
22eb2c8d3e
Back to snapshot
|
3 gadi atpakaļ |
Eric Helgeson
|
9290adb1d6
v1.1-20220404
|
3 gadi atpakaļ |
Eric Helgeson
|
fc38371717
v1.1-BETA-20220330
|
3 gadi atpakaļ |
Eric Helgeson
|
e468bd6fef
init blk1
|
3 gadi atpakaļ |
Glenn Anderson
|
de35be0dc2
Remove obsolete initialization of sector data overrun byte.
|
3 gadi atpakaļ |
Glenn Anderson
|
5c357b578c
Correct == to = for verify with bytchk of 3
|
3 gadi atpakaļ |
Glenn Anderson
|
79835832d1
Reorder bus phase change and file.seek() so that file.seek() acts as a bus settle delay.
|
3 gadi atpakaļ |
Eric Helgeson
|
8db8000db3
Image set selection
|
3 gadi atpakaļ |
Eric Helgeson
|
13b8de7bfd
Merge pull request #69 from erichelgeson/eric/spiSpeed
|
3 gadi atpakaļ |
Glenn Anderson
|
7f68d9f808
Support for VERIFY (10).
|
3 gadi atpakaļ |
Glenn Anderson
|
e42291e82f
Support Apple mode sense page 0x30.
|
3 gadi atpakaļ |
Eric Helgeson
|
551faf72b2
Try clock speeds from 50 -> 32mhz for SD communication
|
3 gadi atpakaļ |
Glenn Anderson
|
c9dbfec6be
Change readDataLoop alignment to 16
|
3 gadi atpakaļ |
Glenn Anderson
|
e0653d6647
Switch to latest toolchain.
|
3 gadi atpakaļ |
Glenn Anderson
|
dd87235fc0
Pin down alignment for writeDataLoop and readDataLoop, and perform some additional timing adjustment.
|
3 gadi atpakaļ |
Glenn Anderson
|
b797793340
Read timing adjustment, now getting 1216 KB/sec on LC III+.
|
3 gadi atpakaļ |
Glenn Anderson
|
45f61a8346
Separate out writeDataLoop. Adjust the timing, and incorporate the loop overhead in to one of the desired delays.
|
3 gadi atpakaļ |
Glenn Anderson
|
1f6410fdc2
Move the db_bsrr table to RAM for faster performance.
|
3 gadi atpakaļ |
Glenn Anderson
|
d6ffe45554
Remove redundant set of BSY output when switching to inactive.
|
3 gadi atpakaļ |
Glenn Anderson
|
3ed8ef0154
GPIO mode tweaks. Mode 1 is actually 10MHz PUSH/PULL, OD is mode 7. For DB PU/PD input, set the resistors to PU. Set REQ to match DB output mode.
|
3 gadi atpakaļ |