ZuluSCSI_platform.cpp 37 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960
  1. /**
  2. * ZuluSCSI™ - Copyright (c) 2022 Rabbit Hole Computing™
  3. *
  4. * ZuluSCSI™ firmware is licensed under the GPL version 3 or any later version. 
  5. *
  6. * https://www.gnu.org/licenses/gpl-3.0.html
  7. * ----
  8. * This program is free software: you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation, either version 3 of the License, or
  11. * (at your option) any later version. 
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  16. * GNU General Public License for more details. 
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program.  If not, see <https://www.gnu.org/licenses/>.
  20. **/
  21. #include "ZuluSCSI_platform.h"
  22. #include "ZuluSCSI_log.h"
  23. #include "ZuluSCSI_config.h"
  24. #include <SdFat.h>
  25. #include <scsi.h>
  26. #include <assert.h>
  27. #include <hardware/gpio.h>
  28. #include <hardware/pio.h>
  29. #include <hardware/uart.h>
  30. #include <hardware/pll.h>
  31. #include <hardware/clocks.h>
  32. #include <hardware/spi.h>
  33. #include <hardware/adc.h>
  34. #include <hardware/flash.h>
  35. #include <hardware/structs/xip_ctrl.h>
  36. #include <hardware/structs/usb.h>
  37. #include <hardware/sync.h>
  38. #include "scsi_accel_target.h"
  39. #ifndef PIO_FRAMEWORK_ARDUINO_NO_USB
  40. # include <SerialUSB.h>
  41. # include <class/cdc/cdc_device.h>
  42. #endif
  43. #include <pico/multicore.h>
  44. #ifdef ZULUSCSI_NETWORK
  45. extern "C" {
  46. # include <pico/cyw43_arch.h>
  47. }
  48. #endif // ZULUSCSI_NETWORK
  49. #ifdef ENABLE_AUDIO_OUTPUT
  50. # include "audio.h"
  51. #endif // ENABLE_AUDIO_OUTPUT
  52. extern bool g_rawdrive_active;
  53. extern "C" {
  54. #include "timings.h"
  55. const char *g_platform_name = PLATFORM_NAME;
  56. static bool g_scsi_initiator = false;
  57. static uint32_t g_flash_chip_size = 0;
  58. static bool g_uart_initialized = false;
  59. /***************/
  60. /* GPIO init */
  61. /***************/
  62. // Helper function to configure whole GPIO in one line
  63. static void gpio_conf(uint gpio, gpio_function_t fn, bool pullup, bool pulldown, bool output, bool initial_state, bool fast_slew)
  64. {
  65. gpio_put(gpio, initial_state);
  66. gpio_set_dir(gpio, output);
  67. gpio_set_pulls(gpio, pullup, pulldown);
  68. gpio_set_function(gpio, fn);
  69. if (fast_slew)
  70. {
  71. pads_bank0_hw->io[gpio] |= PADS_BANK0_GPIO0_SLEWFAST_BITS;
  72. }
  73. }
  74. // \todo setup up timing for audio
  75. #ifdef ENABLE_AUDIO_OUTPUT
  76. // Increases clk_sys and clk_peri to 135.428571MHz at runtime to support
  77. // division to audio output rates. Invoke before anything is using clk_peri
  78. // except for the logging UART, which is handled below.
  79. // reset PLL for 135.428571MHz
  80. pll_init(pll_sys, 1, 948000000, 7, 1);
  81. // switch clocks back to pll_sys
  82. clock_configure(clk_sys,
  83. CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX,
  84. CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS,
  85. 135428571,
  86. 135428571);
  87. clock_configure(clk_peri,
  88. 0,
  89. CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS,
  90. 135428571,
  91. 135428571);
  92. #endif
  93. static void reclock() {
  94. gpio_set_drive_strength(SDIO_CLK, GPIO_DRIVE_STRENGTH_12MA);
  95. gpio_set_drive_strength(SDIO_CMD, GPIO_DRIVE_STRENGTH_12MA);
  96. gpio_set_drive_strength(SDIO_D0, GPIO_DRIVE_STRENGTH_12MA);
  97. gpio_set_drive_strength(SDIO_D1, GPIO_DRIVE_STRENGTH_12MA);
  98. gpio_set_drive_strength(SDIO_D2, GPIO_DRIVE_STRENGTH_12MA);
  99. gpio_set_drive_strength(SDIO_D3, GPIO_DRIVE_STRENGTH_12MA);
  100. // ensure UART is fully drained before we mess up its clock
  101. uart_tx_wait_blocking(uart0);
  102. // switch clk_sys and clk_peri to pll_usb
  103. // see code in 2.15.6.1 of the datasheet for useful comments
  104. clock_configure(clk_sys,
  105. CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX,
  106. CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB,
  107. 48 * MHZ,
  108. 48 * MHZ);
  109. clock_configure(clk_peri,
  110. 0,
  111. CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB,
  112. 48 * MHZ,
  113. 48 * MHZ);
  114. // reset PLL
  115. pll_init(pll_sys,
  116. g_zuluscsi_timings->pll.refdiv,
  117. g_zuluscsi_timings->pll.vco_freq,
  118. g_zuluscsi_timings->pll.post_div1,
  119. g_zuluscsi_timings->pll.post_div2);
  120. // switch clocks back to pll_sys
  121. clock_configure(clk_sys,
  122. CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX,
  123. CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS,
  124. g_zuluscsi_timings->clk_hz,
  125. g_zuluscsi_timings->clk_hz);
  126. clock_configure(clk_peri,
  127. 0,
  128. CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS,
  129. g_zuluscsi_timings->clk_hz,
  130. g_zuluscsi_timings->clk_hz);
  131. // reset UART for the new clock speed
  132. uart_init(uart0, 1000000);
  133. }
  134. zuluscsi_reclock_status_t platform_reclock(uint32_t clock_in_khz)
  135. {
  136. if (set_timings(clock_in_khz))
  137. {
  138. reclock();
  139. return ZULUSCSI_RECLOCK_SUCCESS;
  140. }
  141. return ZULUSCSI_RECLOCK_FAILED;
  142. }
  143. #ifdef HAS_DIP_SWITCHES
  144. enum pin_setup_state_t {SETUP_FALSE, SETUP_TRUE, SETUP_UNDETERMINED};
  145. static pin_setup_state_t read_setup_ack_pin()
  146. {
  147. /* Revision 2022d of the RP2040 hardware has problems reading initiator DIP switch setting.
  148. * The 74LVT245 hold current is keeping the GPIO_ACK state too strongly.
  149. * Detect this condition by toggling the pin up and down and seeing if it sticks.
  150. *
  151. * Revision 2023b and 2023c of the Pico boards have issues reading TERM and DEBUG DIP switch
  152. * settings. GPIO_ACK is externally pulled down to ground for later revisions.
  153. * If the state is detected as undetermined then the board is the 2023b or 2023c revision.
  154. */
  155. // Strong output high, then pulldown
  156. // pin function pup pdown out state fast
  157. gpio_conf(SCSI_IN_ACK, GPIO_FUNC_SIO, false, false, true, true, false);
  158. gpio_conf(SCSI_IN_ACK, GPIO_FUNC_SIO, false, true, false, true, false);
  159. delay(1);
  160. bool ack_state1 = gpio_get(SCSI_IN_ACK);
  161. // Strong output low, then pullup
  162. // pin function pup pdown out state fast
  163. gpio_conf(SCSI_IN_ACK, GPIO_FUNC_SIO, false, false, true, false, false);
  164. gpio_conf(SCSI_IN_ACK, GPIO_FUNC_SIO, true, false, false, false, false);
  165. delay(1);
  166. bool ack_state2 = gpio_get(SCSI_IN_ACK);
  167. if (ack_state1 == ack_state2)
  168. {
  169. // Ok, was able to read the state directly
  170. return !ack_state1 ? SETUP_TRUE : SETUP_FALSE;
  171. }
  172. // Enable OUT_BSY for a short time.
  173. // If in target mode, this will force GPIO_ACK high.
  174. gpio_put(SCSI_OUT_BSY, 0);
  175. delay_100ns();
  176. gpio_put(SCSI_OUT_BSY, 1);
  177. return SETUP_UNDETERMINED;
  178. }
  179. #endif
  180. void platform_init()
  181. {
  182. // Make sure second core is stopped
  183. multicore_reset_core1();
  184. pio_clear_instruction_memory(pio0);
  185. pio_clear_instruction_memory(pio1);
  186. /* First configure the pins that affect external buffer directions.
  187. * RP2040 defaults to pulldowns, while these pins have external pull-ups.
  188. */
  189. // pin function pup pdown out state fast
  190. gpio_conf(SCSI_DATA_DIR, GPIO_FUNC_SIO, false,false, true, true, true);
  191. gpio_conf(SCSI_OUT_RST, GPIO_FUNC_SIO, false,false, true, true, true);
  192. gpio_conf(SCSI_OUT_BSY, GPIO_FUNC_SIO, false,false, true, true, true);
  193. gpio_conf(SCSI_OUT_SEL, GPIO_FUNC_SIO, false,false, true, true, true);
  194. /* Check dip switch settings */
  195. #ifdef HAS_DIP_SWITCHES
  196. gpio_conf(DIP_INITIATOR, GPIO_FUNC_SIO, false, false, false, false, false);
  197. gpio_conf(DIP_DBGLOG, GPIO_FUNC_SIO, false, false, false, false, false);
  198. gpio_conf(DIP_TERM, GPIO_FUNC_SIO, false, false, false, false, false);
  199. delay(10); // 10 ms delay to let pull-ups do their work
  200. bool working_dip = true;
  201. bool dbglog = false;
  202. bool termination = false;
  203. # if defined(ZULUSCSI_PICO) || defined(ZULUSCSI_PICO_2)
  204. // Initiator dip setting works on all rev 2023b, 2023c, and newer rev Pico boards
  205. g_scsi_initiator = !gpio_get(DIP_INITIATOR);
  206. working_dip = SETUP_UNDETERMINED != read_setup_ack_pin();
  207. if (working_dip)
  208. {
  209. dbglog = !gpio_get(DIP_DBGLOG);
  210. termination = !gpio_get(DIP_TERM);
  211. }
  212. # else
  213. g_scsi_initiator = SETUP_TRUE == read_setup_ack_pin();
  214. dbglog = !gpio_get(DIP_DBGLOG);
  215. termination = !gpio_get(DIP_TERM);
  216. # endif
  217. #else
  218. delay(10);
  219. #endif // HAS_DIP_SWITCHES
  220. #ifndef DISABLE_SWO
  221. /* Initialize logging to SWO pin (UART0) */
  222. gpio_conf(SWO_PIN, GPIO_FUNC_UART,false,false, true, false, true);
  223. uart_init(uart0, 1000000);
  224. g_uart_initialized = true;
  225. #endif // DISABLE_SWO
  226. logmsg("Platform: ", g_platform_name);
  227. logmsg("FW Version: ", g_log_firmwareversion);
  228. #ifdef HAS_DIP_SWITCHES
  229. if (working_dip)
  230. {
  231. logmsg("DIP switch settings: debug log ", (int)dbglog, ", termination ", (int)termination);
  232. g_log_debug = dbglog;
  233. if (termination)
  234. {
  235. logmsg("SCSI termination is enabled");
  236. }
  237. else
  238. {
  239. logmsg("NOTE: SCSI termination is disabled");
  240. }
  241. }
  242. else
  243. {
  244. logmsg("SCSI termination is determined by the DIP switch labeled \"TERM\"");
  245. logmsg("Debug logging can only be enabled via INI file \"DEBUG=1\" under [SCSI] in zuluscsi.ini");
  246. logmsg("-- DEBUG DIP switch setting is ignored on ZuluSCSI Pico FS Rev. 2023b and 2023c boards");
  247. g_log_debug = false;
  248. }
  249. #else
  250. g_log_debug = false;
  251. logmsg ("SCSI termination is handled by a hardware jumper");
  252. #endif // HAS_DIP_SWITCHES
  253. #ifdef ENABLE_AUDIO_OUTPUT
  254. logmsg("SP/DIF audio to expansion header enabled");
  255. logmsg("-- Overclocking to 135.428571MHz");
  256. reclock_for_audio();
  257. #endif // ENABLE_AUDIO_OUTPUT
  258. // Get flash chip size
  259. uint8_t cmd_read_jedec_id[4] = {0x9f, 0, 0, 0};
  260. uint8_t response_jedec[4] = {0};
  261. uint32_t saved_irq = save_and_disable_interrupts();
  262. flash_do_cmd(cmd_read_jedec_id, response_jedec, 4);
  263. restore_interrupts(saved_irq);
  264. g_flash_chip_size = (1 << response_jedec[3]);
  265. logmsg("Flash chip size: ", (int)(g_flash_chip_size / 1024), " kB");
  266. // SD card pins
  267. // Card is used in SDIO mode for main program, and in SPI mode for crash handler & bootloader.
  268. // pin function pup pdown out state fast
  269. gpio_conf(SD_SPI_SCK, GPIO_FUNC_SPI, true, false, true, true, true);
  270. gpio_conf(SD_SPI_MOSI, GPIO_FUNC_SPI, true, false, true, true, true);
  271. gpio_conf(SD_SPI_MISO, GPIO_FUNC_SPI, true, false, false, true, true);
  272. gpio_conf(SD_SPI_CS, GPIO_FUNC_SIO, true, false, true, true, true);
  273. gpio_conf(SDIO_D1, GPIO_FUNC_SIO, true, false, false, true, true);
  274. gpio_conf(SDIO_D2, GPIO_FUNC_SIO, true, false, false, true, true);
  275. // LED pin
  276. gpio_conf(LED_PIN, GPIO_FUNC_SIO, false,false, true, false, false);
  277. #ifndef ENABLE_AUDIO_OUTPUT
  278. #ifdef GPIO_I2C_SDA
  279. // I2C pins
  280. // pin function pup pdown out state fast
  281. gpio_conf(GPIO_I2C_SCL, GPIO_FUNC_I2C, true,false, false, true, true);
  282. gpio_conf(GPIO_I2C_SDA, GPIO_FUNC_I2C, true,false, false, true, true);
  283. #endif // GPIO_I2C_SDA
  284. #else
  285. // pin function pup pdown out state fast
  286. gpio_conf(GPIO_EXP_AUDIO, GPIO_FUNC_SPI, true,false, false, true, true);
  287. gpio_conf(GPIO_EXP_SPARE, GPIO_FUNC_SIO, true,false, false, true, false);
  288. // configuration of corresponding SPI unit occurs in audio_setup()
  289. #endif // ENABLE_AUDIO_OUTPUT
  290. #ifdef GPIO_USB_POWER
  291. gpio_conf(GPIO_USB_POWER, GPIO_FUNC_SIO, false, false, false, false, false);
  292. #endif
  293. }
  294. // late_init() only runs in main application, SCSI not needed in bootloader
  295. void platform_late_init()
  296. {
  297. #if defined(HAS_DIP_SWITCHES) && defined(PLATFORM_HAS_INITIATOR_MODE)
  298. if (g_scsi_initiator == true)
  299. {
  300. logmsg("SCSI initiator mode selected by DIP switch, expecting SCSI disks on the bus");
  301. }
  302. else
  303. {
  304. logmsg("SCSI target/disk mode selected by DIP switch, acting as a SCSI disk");
  305. }
  306. #else
  307. g_scsi_initiator = false;
  308. logmsg("SCSI target/disk mode, acting as a SCSI disk");
  309. #endif // defined(HAS_DIP_SWITCHES) && defined(PLATFORM_HAS_INITIATOR_MODE)
  310. /* Initialize SCSI pins to required modes.
  311. * SCSI pins should be inactive / input at this point.
  312. */
  313. // SCSI data bus direction is switched by DATA_DIR signal.
  314. // Pullups make sure that no glitches occur when switching direction.
  315. // pin function pup pdown out state fast
  316. gpio_conf(SCSI_IO_DB0, GPIO_FUNC_SIO, true, false, false, true, true);
  317. gpio_conf(SCSI_IO_DB1, GPIO_FUNC_SIO, true, false, false, true, true);
  318. gpio_conf(SCSI_IO_DB2, GPIO_FUNC_SIO, true, false, false, true, true);
  319. gpio_conf(SCSI_IO_DB3, GPIO_FUNC_SIO, true, false, false, true, true);
  320. gpio_conf(SCSI_IO_DB4, GPIO_FUNC_SIO, true, false, false, true, true);
  321. gpio_conf(SCSI_IO_DB5, GPIO_FUNC_SIO, true, false, false, true, true);
  322. gpio_conf(SCSI_IO_DB6, GPIO_FUNC_SIO, true, false, false, true, true);
  323. gpio_conf(SCSI_IO_DB7, GPIO_FUNC_SIO, true, false, false, true, true);
  324. gpio_conf(SCSI_IO_DBP, GPIO_FUNC_SIO, true, false, false, true, true);
  325. if (!g_scsi_initiator)
  326. {
  327. // Act as SCSI device / target
  328. // SCSI control outputs
  329. // pin function pup pdown out state fast
  330. gpio_conf(SCSI_OUT_IO, GPIO_FUNC_SIO, false,false, true, true, true);
  331. gpio_conf(SCSI_OUT_MSG, GPIO_FUNC_SIO, false,false, true, true, true);
  332. // REQ pin is switched between PIO and SIO, pull-up makes sure no glitches
  333. gpio_conf(SCSI_OUT_REQ, GPIO_FUNC_SIO, true ,false, true, true, true);
  334. // Shared pins are changed to input / output depending on communication phase
  335. gpio_conf(SCSI_IN_SEL, GPIO_FUNC_SIO, true, false, false, true, true);
  336. if (SCSI_OUT_CD != SCSI_IN_SEL)
  337. {
  338. gpio_conf(SCSI_OUT_CD, GPIO_FUNC_SIO, false,false, true, true, true);
  339. }
  340. gpio_conf(SCSI_IN_BSY, GPIO_FUNC_SIO, true, false, false, true, true);
  341. if (SCSI_OUT_MSG != SCSI_IN_BSY)
  342. {
  343. gpio_conf(SCSI_OUT_MSG, GPIO_FUNC_SIO, false,false, true, true, true);
  344. }
  345. // SCSI control inputs
  346. // pin function pup pdown out state fast
  347. gpio_conf(SCSI_IN_ACK, GPIO_FUNC_SIO, true, false, false, true, false);
  348. gpio_conf(SCSI_IN_ATN, GPIO_FUNC_SIO, true, false, false, true, false);
  349. gpio_conf(SCSI_IN_RST, GPIO_FUNC_SIO, true, false, false, true, false);
  350. #ifndef PIO_FRAMEWORK_ARDUINO_NO_USB
  351. Serial.begin();
  352. #endif
  353. #ifdef ENABLE_AUDIO_OUTPUT
  354. // one-time control setup for DMA channels and second core
  355. audio_setup();
  356. #endif // ENABLE_AUDIO_OUTPUT
  357. }
  358. else
  359. {
  360. #ifndef PLATFORM_HAS_INITIATOR_MODE
  361. assert(false);
  362. #else
  363. // Act as SCSI initiator
  364. // pin function pup pdown out state fast
  365. gpio_conf(SCSI_IN_IO, GPIO_FUNC_SIO, true ,false, false, true, false);
  366. gpio_conf(SCSI_IN_MSG, GPIO_FUNC_SIO, true ,false, false, true, false);
  367. gpio_conf(SCSI_IN_CD, GPIO_FUNC_SIO, true ,false, false, true, false);
  368. gpio_conf(SCSI_IN_REQ, GPIO_FUNC_SIO, true ,false, false, true, false);
  369. gpio_conf(SCSI_IN_BSY, GPIO_FUNC_SIO, true, false, false, true, false);
  370. gpio_conf(SCSI_IN_RST, GPIO_FUNC_SIO, true, false, false, true, false);
  371. // Reinitialize OUT_RST to output mode. On RP Pico variant the pin is shared with IN_RST.
  372. gpio_conf(SCSI_OUT_RST, GPIO_FUNC_SIO, false, false, true, true, true);
  373. gpio_conf(SCSI_OUT_SEL, GPIO_FUNC_SIO, false,false, true, true, true);
  374. gpio_conf(SCSI_OUT_ACK, GPIO_FUNC_SIO, false,false, true, true, true);
  375. gpio_conf(SCSI_OUT_ATN, GPIO_FUNC_SIO, false,false, true, true, true);
  376. #endif // PLATFORM_HAS_INITIATOR_MODE
  377. }
  378. scsi_accel_rp2040_init();
  379. }
  380. void platform_post_sd_card_init() {}
  381. bool platform_is_initiator_mode_enabled()
  382. {
  383. return g_scsi_initiator;
  384. }
  385. void platform_disable_led(void)
  386. {
  387. // pin function pup pdown out state fast
  388. gpio_conf(LED_PIN, GPIO_FUNC_SIO, false,false, false, false, false);
  389. logmsg("Disabling status LED");
  390. }
  391. /*****************************************/
  392. /* Crash handlers */
  393. /*****************************************/
  394. extern SdFs SD;
  395. extern uint32_t __StackTop;
  396. void platform_emergency_log_save()
  397. {
  398. if (g_rawdrive_active)
  399. return;
  400. platform_set_sd_callback(NULL, NULL);
  401. SD.begin(SD_CONFIG_CRASH);
  402. FsFile crashfile = SD.open(CRASHFILE, O_WRONLY | O_CREAT | O_TRUNC);
  403. if (!crashfile.isOpen())
  404. {
  405. // Try to reinitialize
  406. int max_retry = 10;
  407. while (max_retry-- > 0 && !SD.begin(SD_CONFIG_CRASH));
  408. crashfile = SD.open(CRASHFILE, O_WRONLY | O_CREAT | O_TRUNC);
  409. }
  410. uint32_t startpos = 0;
  411. crashfile.write(log_get_buffer(&startpos));
  412. crashfile.write(log_get_buffer(&startpos));
  413. crashfile.flush();
  414. crashfile.close();
  415. }
  416. static void usb_log_poll();
  417. __attribute__((noinline))
  418. void show_hardfault(uint32_t *sp)
  419. {
  420. uint32_t pc = sp[6];
  421. uint32_t lr = sp[5];
  422. logmsg("--------------");
  423. logmsg("CRASH!");
  424. logmsg("Platform: ", g_platform_name);
  425. logmsg("FW Version: ", g_log_firmwareversion);
  426. logmsg("scsiDev.cdb: ", bytearray(scsiDev.cdb, 12));
  427. logmsg("scsiDev.phase: ", (int)scsiDev.phase);
  428. logmsg("SP: ", (uint32_t)sp);
  429. logmsg("PC: ", pc);
  430. logmsg("LR: ", lr);
  431. logmsg("R0: ", sp[0]);
  432. logmsg("R1: ", sp[1]);
  433. logmsg("R2: ", sp[2]);
  434. logmsg("R3: ", sp[3]);
  435. uint32_t *p = (uint32_t*)((uint32_t)sp & ~3);
  436. for (int i = 0; i < 8; i++)
  437. {
  438. if (p == &__StackTop) break; // End of stack
  439. logmsg("STACK ", (uint32_t)p, ": ", p[0], " ", p[1], " ", p[2], " ", p[3]);
  440. p += 4;
  441. }
  442. platform_emergency_log_save();
  443. while (1)
  444. {
  445. usb_log_poll();
  446. // Flash the crash address on the LED
  447. // Short pulse means 0, long pulse means 1
  448. int base_delay = 500;
  449. for (int i = 31; i >= 0; i--)
  450. {
  451. LED_OFF();
  452. for (int j = 0; j < base_delay; j++) busy_wait_ms(1);
  453. int delay = (pc & (1 << i)) ? (3 * base_delay) : base_delay;
  454. LED_ON();
  455. for (int j = 0; j < delay; j++) busy_wait_ms(1);
  456. LED_OFF();
  457. }
  458. for (int j = 0; j < base_delay * 10; j++) busy_wait_ms(1);
  459. }
  460. }
  461. __attribute__((naked, interrupt))
  462. void isr_hardfault(void)
  463. {
  464. // Copies stack pointer into first argument
  465. asm("mrs r0, msp\n"
  466. "bl show_hardfault": : : "r0");
  467. }
  468. /*****************************************/
  469. /* Debug logging and watchdog */
  470. /*****************************************/
  471. // Send log data to USB UART if USB is connected.
  472. // Data is retrieved from the shared log ring buffer and
  473. // this function sends as much as fits in USB CDC buffer.
  474. //
  475. // This is normally called by platform_reset_watchdog() in
  476. // the normal polling loop. If code hangs, the watchdog_callback()
  477. // also starts calling this after 2 seconds.
  478. // This ensures that log messages get passed even if code hangs,
  479. // but does not unnecessarily delay normal execution.
  480. static void usb_log_poll()
  481. {
  482. #ifndef PIO_FRAMEWORK_ARDUINO_NO_USB
  483. static uint32_t logpos = 0;
  484. if (Serial.availableForWrite())
  485. {
  486. // Retrieve pointer to log start and determine number of bytes available.
  487. uint32_t available = 0;
  488. const char *data = log_get_buffer(&logpos, &available);
  489. // Limit to CDC packet size
  490. uint32_t len = available;
  491. if (len == 0) return;
  492. if (len > CFG_TUD_CDC_EP_BUFSIZE) len = CFG_TUD_CDC_EP_BUFSIZE;
  493. // Update log position by the actual number of bytes sent
  494. // If USB CDC buffer is full, this may be 0
  495. uint32_t actual = 0;
  496. actual = Serial.write(data, len);
  497. logpos -= available - actual;
  498. }
  499. #endif // PIO_FRAMEWORK_ARDUINO_NO_USB
  500. }
  501. // Use ADC to implement supply voltage monitoring for the +3.0V rail.
  502. // This works by sampling the temperature sensor channel, which has
  503. // a voltage of 0.7 V, allowing to calculate the VDD voltage.
  504. static void adc_poll()
  505. {
  506. #if PLATFORM_VDD_WARNING_LIMIT_mV > 0
  507. static bool initialized = false;
  508. static int lowest_vdd_seen = PLATFORM_VDD_WARNING_LIMIT_mV;
  509. if (!initialized)
  510. {
  511. adc_init();
  512. adc_set_temp_sensor_enabled(true);
  513. adc_set_clkdiv(65535); // Lowest samplerate, about 2 kHz
  514. adc_select_input(4);
  515. adc_fifo_setup(true, false, 0, false, false);
  516. adc_run(true);
  517. initialized = true;
  518. }
  519. #ifdef ENABLE_AUDIO_OUTPUT
  520. /*
  521. * If ADC sample reads are done, either via direct reading, FIFO, or DMA,
  522. * at the same time a SPI DMA write begins, it appears that the first
  523. * 16-bit word of the DMA data is lost. This causes the bitstream to glitch
  524. * and audio to 'pop' noticably. For now, just disable ADC reads when audio
  525. * is playing.
  526. */
  527. if (audio_is_active()) return;
  528. #endif // ENABLE_AUDIO_OUTPUT
  529. int adc_value_max = 0;
  530. while (!adc_fifo_is_empty())
  531. {
  532. int adc_value = adc_fifo_get();
  533. if (adc_value > adc_value_max) adc_value_max = adc_value;
  534. }
  535. // adc_value = 700mV * 4096 / Vdd
  536. // => Vdd = 700mV * 4096 / adc_value
  537. // To avoid wasting time on division, compare against
  538. // limit directly.
  539. const int limit = (700 * 4096) / PLATFORM_VDD_WARNING_LIMIT_mV;
  540. if (adc_value_max > limit)
  541. {
  542. // Warn once, and then again if we detect even a lower drop.
  543. int vdd_mV = (700 * 4096) / adc_value_max;
  544. if (vdd_mV < lowest_vdd_seen)
  545. {
  546. logmsg("WARNING: Detected supply voltage drop to ", vdd_mV, "mV. Verify power supply is adequate.");
  547. lowest_vdd_seen = vdd_mV - 50; // Small hysteresis to avoid excessive warnings
  548. }
  549. }
  550. #endif // PLATFORM_VDD_WARNING_LIMIT_mV > 0
  551. }
  552. // This function is called for every log message.
  553. void platform_log(const char *s)
  554. {
  555. if (g_uart_initialized)
  556. {
  557. uart_puts(uart0, s);
  558. }
  559. }
  560. static int g_watchdog_timeout;
  561. static bool g_watchdog_initialized;
  562. static void watchdog_callback(unsigned alarm_num)
  563. {
  564. g_watchdog_timeout -= 1000;
  565. if (g_watchdog_timeout < WATCHDOG_CRASH_TIMEOUT - 1000)
  566. {
  567. // Been stuck for at least a second, start dumping USB log
  568. usb_log_poll();
  569. }
  570. if (g_watchdog_timeout <= WATCHDOG_CRASH_TIMEOUT - WATCHDOG_BUS_RESET_TIMEOUT)
  571. {
  572. if (!scsiDev.resetFlag || !g_scsiHostPhyReset)
  573. {
  574. logmsg("--------------");
  575. logmsg("WATCHDOG TIMEOUT, attempting bus reset");
  576. logmsg("Platform: ", g_platform_name);
  577. logmsg("FW Version: ", g_log_firmwareversion);
  578. logmsg("GPIO states: out ", sio_hw->gpio_out, " oe ", sio_hw->gpio_oe, " in ", sio_hw->gpio_in);
  579. logmsg("scsiDev.cdb: ", bytearray(scsiDev.cdb, 12));
  580. logmsg("scsiDev.phase: ", (int)scsiDev.phase);
  581. scsi_accel_log_state();
  582. uint32_t msp;
  583. asm volatile ("MRS %0, msp" : "=r" (msp) );
  584. uint32_t *p = (uint32_t*)msp;
  585. for (int i = 0; i < 8; i++)
  586. {
  587. if (p == &__StackTop) break; // End of stack
  588. logmsg("STACK ", (uint32_t)p, ": ", p[0], " ", p[1], " ", p[2], " ", p[3]);
  589. p += 4;
  590. }
  591. scsiDev.resetFlag = 1;
  592. g_scsiHostPhyReset = true;
  593. }
  594. if (g_watchdog_timeout <= 0)
  595. {
  596. logmsg("--------------");
  597. logmsg("WATCHDOG TIMEOUT, already attempted bus reset, rebooting");
  598. logmsg("Platform: ", g_platform_name);
  599. logmsg("FW Version: ", g_log_firmwareversion);
  600. logmsg("GPIO states: out ", sio_hw->gpio_out, " oe ", sio_hw->gpio_oe, " in ", sio_hw->gpio_in);
  601. logmsg("scsiDev.cdb: ", bytearray(scsiDev.cdb, 12));
  602. logmsg("scsiDev.phase: ", (int)scsiDev.phase);
  603. uint32_t msp;
  604. asm volatile ("MRS %0, msp" : "=r" (msp) );
  605. uint32_t *p = (uint32_t*)msp;
  606. for (int i = 0; i < 8; i++)
  607. {
  608. if (p == &__StackTop) break; // End of stack
  609. logmsg("STACK ", (uint32_t)p, ": ", p[0], " ", p[1], " ", p[2], " ", p[3]);
  610. p += 4;
  611. }
  612. usb_log_poll();
  613. platform_emergency_log_save();
  614. platform_boot_to_main_firmware();
  615. }
  616. }
  617. hardware_alarm_set_target(alarm_num, delayed_by_ms(get_absolute_time(), 1000));
  618. }
  619. // This function can be used to periodically reset watchdog timer for crash handling.
  620. // It can also be left empty if the platform does not use a watchdog timer.
  621. void platform_reset_watchdog()
  622. {
  623. g_watchdog_timeout = WATCHDOG_CRASH_TIMEOUT;
  624. if (!g_watchdog_initialized)
  625. {
  626. int alarm_num = -1;
  627. for (int i = 0; i < NUM_GENERIC_TIMERS; i++)
  628. {
  629. if (!hardware_alarm_is_claimed(i))
  630. {
  631. alarm_num = i;
  632. break;
  633. }
  634. }
  635. if (alarm_num == -1)
  636. {
  637. logmsg("No free watchdog hardware alarms to claim");
  638. return;
  639. }
  640. hardware_alarm_claim(alarm_num);
  641. hardware_alarm_set_callback(alarm_num, &watchdog_callback);
  642. hardware_alarm_set_target(alarm_num, delayed_by_ms(get_absolute_time(), 1000));
  643. g_watchdog_initialized = true;
  644. }
  645. // USB log is polled here also to make sure any log messages in fault states
  646. // get passed to USB.
  647. usb_log_poll();
  648. }
  649. // Poll function that is called every few milliseconds.
  650. // Can be left empty or used for platform-specific processing.
  651. void platform_poll()
  652. {
  653. usb_log_poll();
  654. adc_poll();
  655. #ifdef ENABLE_AUDIO_OUTPUT
  656. audio_poll();
  657. #endif // ENABLE_AUDIO_OUTPUT
  658. }
  659. uint8_t platform_get_buttons()
  660. {
  661. uint8_t buttons = 0;
  662. #if defined(ENABLE_AUDIO_OUTPUT)
  663. // pulled to VCC via resistor, sinking when pressed
  664. if (!gpio_get(GPIO_EXP_SPARE)) buttons |= 1;
  665. #elif defined(GPIO_I2C_SDA)
  666. // SDA = button 1, SCL = button 2
  667. if (!gpio_get(GPIO_I2C_SDA)) buttons |= 1;
  668. if (!gpio_get(GPIO_I2C_SCL)) buttons |= 2;
  669. #endif // defined(ENABLE_AUDIO_OUTPUT)
  670. // Simple debouncing logic: handle button releases after 100 ms delay.
  671. static uint32_t debounce;
  672. static uint8_t buttons_debounced = 0;
  673. if (buttons != 0)
  674. {
  675. buttons_debounced = buttons;
  676. debounce = millis();
  677. }
  678. else if ((uint32_t)(millis() - debounce) > 100)
  679. {
  680. buttons_debounced = 0;
  681. }
  682. return buttons_debounced;
  683. }
  684. /************************************/
  685. /* ROM drive in extra flash space */
  686. /************************************/
  687. #ifdef PLATFORM_HAS_ROM_DRIVE
  688. # ifndef ROMDRIVE_OFFSET
  689. // Reserve up to 352 kB for firmware by default.
  690. #define ROMDRIVE_OFFSET (352 * 1024)
  691. # endif
  692. uint32_t platform_get_romdrive_maxsize()
  693. {
  694. if (g_flash_chip_size >= ROMDRIVE_OFFSET)
  695. {
  696. return g_flash_chip_size - ROMDRIVE_OFFSET;
  697. }
  698. else
  699. {
  700. // Failed to read flash chip size, default to 2 MB
  701. return 2048 * 1024 - ROMDRIVE_OFFSET;
  702. }
  703. }
  704. bool platform_read_romdrive(uint8_t *dest, uint32_t start, uint32_t count)
  705. {
  706. xip_ctrl_hw->stream_ctr = 0;
  707. while (!(xip_ctrl_hw->stat & XIP_STAT_FIFO_EMPTY))
  708. {
  709. (void) xip_ctrl_hw->stream_fifo;
  710. }
  711. xip_ctrl_hw->stream_addr = start + ROMDRIVE_OFFSET;
  712. xip_ctrl_hw->stream_ctr = count / 4;
  713. // Transfer happens in multiples of 4 bytes
  714. assert(start < platform_get_romdrive_maxsize());
  715. assert((count & 3) == 0);
  716. assert((((uint32_t)dest) & 3) == 0);
  717. uint32_t *dest32 = (uint32_t*)dest;
  718. uint32_t words_remain = count / 4;
  719. while (words_remain > 0)
  720. {
  721. if (!(xip_ctrl_hw->stat & XIP_STAT_FIFO_EMPTY))
  722. {
  723. *dest32++ = xip_ctrl_hw->stream_fifo;
  724. words_remain--;
  725. }
  726. }
  727. return true;
  728. }
  729. bool platform_write_romdrive(const uint8_t *data, uint32_t start, uint32_t count)
  730. {
  731. assert(start < platform_get_romdrive_maxsize());
  732. assert((count % PLATFORM_ROMDRIVE_PAGE_SIZE) == 0);
  733. uint32_t saved_irq = save_and_disable_interrupts();
  734. flash_range_erase(start + ROMDRIVE_OFFSET, count);
  735. flash_range_program(start + ROMDRIVE_OFFSET, data, count);
  736. restore_interrupts(saved_irq);
  737. return true;
  738. }
  739. #endif // PLATFORM_HAS_ROM_DRIVE
  740. /**********************************************/
  741. /* Mapping from data bytes to GPIO BOP values */
  742. /**********************************************/
  743. /* A lookup table is the fastest way to calculate parity and convert the IO pin mapping for data bus.
  744. * For RP2040 we expect that the bits are consecutive and in order.
  745. * The PIO-based parity scheme also requires that the lookup table is aligned to 512-byte increment.
  746. * The parity table is placed into SRAM4 area to reduce bus contention.
  747. */
  748. #define PARITY(n) ((1 ^ (n) ^ ((n)>>1) ^ ((n)>>2) ^ ((n)>>3) ^ ((n)>>4) ^ ((n)>>5) ^ ((n)>>6) ^ ((n)>>7)) & 1)
  749. #define X(n) (\
  750. ((n & 0x01) ? 0 : (1 << SCSI_IO_DB0)) | \
  751. ((n & 0x02) ? 0 : (1 << SCSI_IO_DB1)) | \
  752. ((n & 0x04) ? 0 : (1 << SCSI_IO_DB2)) | \
  753. ((n & 0x08) ? 0 : (1 << SCSI_IO_DB3)) | \
  754. ((n & 0x10) ? 0 : (1 << SCSI_IO_DB4)) | \
  755. ((n & 0x20) ? 0 : (1 << SCSI_IO_DB5)) | \
  756. ((n & 0x40) ? 0 : (1 << SCSI_IO_DB6)) | \
  757. ((n & 0x80) ? 0 : (1 << SCSI_IO_DB7)) | \
  758. (PARITY(n) ? 0 : (1 << SCSI_IO_DBP)) \
  759. )
  760. const uint16_t g_scsi_parity_lookup[256] __attribute__((aligned(512), section(".scratch_x.parity"))) =
  761. {
  762. X(0x00), X(0x01), X(0x02), X(0x03), X(0x04), X(0x05), X(0x06), X(0x07), X(0x08), X(0x09), X(0x0a), X(0x0b), X(0x0c), X(0x0d), X(0x0e), X(0x0f),
  763. X(0x10), X(0x11), X(0x12), X(0x13), X(0x14), X(0x15), X(0x16), X(0x17), X(0x18), X(0x19), X(0x1a), X(0x1b), X(0x1c), X(0x1d), X(0x1e), X(0x1f),
  764. X(0x20), X(0x21), X(0x22), X(0x23), X(0x24), X(0x25), X(0x26), X(0x27), X(0x28), X(0x29), X(0x2a), X(0x2b), X(0x2c), X(0x2d), X(0x2e), X(0x2f),
  765. X(0x30), X(0x31), X(0x32), X(0x33), X(0x34), X(0x35), X(0x36), X(0x37), X(0x38), X(0x39), X(0x3a), X(0x3b), X(0x3c), X(0x3d), X(0x3e), X(0x3f),
  766. X(0x40), X(0x41), X(0x42), X(0x43), X(0x44), X(0x45), X(0x46), X(0x47), X(0x48), X(0x49), X(0x4a), X(0x4b), X(0x4c), X(0x4d), X(0x4e), X(0x4f),
  767. X(0x50), X(0x51), X(0x52), X(0x53), X(0x54), X(0x55), X(0x56), X(0x57), X(0x58), X(0x59), X(0x5a), X(0x5b), X(0x5c), X(0x5d), X(0x5e), X(0x5f),
  768. X(0x60), X(0x61), X(0x62), X(0x63), X(0x64), X(0x65), X(0x66), X(0x67), X(0x68), X(0x69), X(0x6a), X(0x6b), X(0x6c), X(0x6d), X(0x6e), X(0x6f),
  769. X(0x70), X(0x71), X(0x72), X(0x73), X(0x74), X(0x75), X(0x76), X(0x77), X(0x78), X(0x79), X(0x7a), X(0x7b), X(0x7c), X(0x7d), X(0x7e), X(0x7f),
  770. X(0x80), X(0x81), X(0x82), X(0x83), X(0x84), X(0x85), X(0x86), X(0x87), X(0x88), X(0x89), X(0x8a), X(0x8b), X(0x8c), X(0x8d), X(0x8e), X(0x8f),
  771. X(0x90), X(0x91), X(0x92), X(0x93), X(0x94), X(0x95), X(0x96), X(0x97), X(0x98), X(0x99), X(0x9a), X(0x9b), X(0x9c), X(0x9d), X(0x9e), X(0x9f),
  772. X(0xa0), X(0xa1), X(0xa2), X(0xa3), X(0xa4), X(0xa5), X(0xa6), X(0xa7), X(0xa8), X(0xa9), X(0xaa), X(0xab), X(0xac), X(0xad), X(0xae), X(0xaf),
  773. X(0xb0), X(0xb1), X(0xb2), X(0xb3), X(0xb4), X(0xb5), X(0xb6), X(0xb7), X(0xb8), X(0xb9), X(0xba), X(0xbb), X(0xbc), X(0xbd), X(0xbe), X(0xbf),
  774. X(0xc0), X(0xc1), X(0xc2), X(0xc3), X(0xc4), X(0xc5), X(0xc6), X(0xc7), X(0xc8), X(0xc9), X(0xca), X(0xcb), X(0xcc), X(0xcd), X(0xce), X(0xcf),
  775. X(0xd0), X(0xd1), X(0xd2), X(0xd3), X(0xd4), X(0xd5), X(0xd6), X(0xd7), X(0xd8), X(0xd9), X(0xda), X(0xdb), X(0xdc), X(0xdd), X(0xde), X(0xdf),
  776. X(0xe0), X(0xe1), X(0xe2), X(0xe3), X(0xe4), X(0xe5), X(0xe6), X(0xe7), X(0xe8), X(0xe9), X(0xea), X(0xeb), X(0xec), X(0xed), X(0xee), X(0xef),
  777. X(0xf0), X(0xf1), X(0xf2), X(0xf3), X(0xf4), X(0xf5), X(0xf6), X(0xf7), X(0xf8), X(0xf9), X(0xfa), X(0xfb), X(0xfc), X(0xfd), X(0xfe), X(0xff)
  778. };
  779. #undef X
  780. /* Similarly, another lookup table is used to verify parity of received data.
  781. * This table is indexed by the 8 data bits + 1 parity bit from SCSI bus (active low)
  782. * Each word contains the data byte (inverted to active-high) and a bit indicating whether parity is valid.
  783. */
  784. #define X(n) (\
  785. ((n & 0xFF) ^ 0xFF) | \
  786. (((PARITY(n & 0xFF) ^ (n >> 8)) & 1) << 8) \
  787. )
  788. const uint16_t g_scsi_parity_check_lookup[512] __attribute__((aligned(1024), section(".scratch_x.parity"))) =
  789. {
  790. X(0x000), X(0x001), X(0x002), X(0x003), X(0x004), X(0x005), X(0x006), X(0x007), X(0x008), X(0x009), X(0x00a), X(0x00b), X(0x00c), X(0x00d), X(0x00e), X(0x00f),
  791. X(0x010), X(0x011), X(0x012), X(0x013), X(0x014), X(0x015), X(0x016), X(0x017), X(0x018), X(0x019), X(0x01a), X(0x01b), X(0x01c), X(0x01d), X(0x01e), X(0x01f),
  792. X(0x020), X(0x021), X(0x022), X(0x023), X(0x024), X(0x025), X(0x026), X(0x027), X(0x028), X(0x029), X(0x02a), X(0x02b), X(0x02c), X(0x02d), X(0x02e), X(0x02f),
  793. X(0x030), X(0x031), X(0x032), X(0x033), X(0x034), X(0x035), X(0x036), X(0x037), X(0x038), X(0x039), X(0x03a), X(0x03b), X(0x03c), X(0x03d), X(0x03e), X(0x03f),
  794. X(0x040), X(0x041), X(0x042), X(0x043), X(0x044), X(0x045), X(0x046), X(0x047), X(0x048), X(0x049), X(0x04a), X(0x04b), X(0x04c), X(0x04d), X(0x04e), X(0x04f),
  795. X(0x050), X(0x051), X(0x052), X(0x053), X(0x054), X(0x055), X(0x056), X(0x057), X(0x058), X(0x059), X(0x05a), X(0x05b), X(0x05c), X(0x05d), X(0x05e), X(0x05f),
  796. X(0x060), X(0x061), X(0x062), X(0x063), X(0x064), X(0x065), X(0x066), X(0x067), X(0x068), X(0x069), X(0x06a), X(0x06b), X(0x06c), X(0x06d), X(0x06e), X(0x06f),
  797. X(0x070), X(0x071), X(0x072), X(0x073), X(0x074), X(0x075), X(0x076), X(0x077), X(0x078), X(0x079), X(0x07a), X(0x07b), X(0x07c), X(0x07d), X(0x07e), X(0x07f),
  798. X(0x080), X(0x081), X(0x082), X(0x083), X(0x084), X(0x085), X(0x086), X(0x087), X(0x088), X(0x089), X(0x08a), X(0x08b), X(0x08c), X(0x08d), X(0x08e), X(0x08f),
  799. X(0x090), X(0x091), X(0x092), X(0x093), X(0x094), X(0x095), X(0x096), X(0x097), X(0x098), X(0x099), X(0x09a), X(0x09b), X(0x09c), X(0x09d), X(0x09e), X(0x09f),
  800. X(0x0a0), X(0x0a1), X(0x0a2), X(0x0a3), X(0x0a4), X(0x0a5), X(0x0a6), X(0x0a7), X(0x0a8), X(0x0a9), X(0x0aa), X(0x0ab), X(0x0ac), X(0x0ad), X(0x0ae), X(0x0af),
  801. X(0x0b0), X(0x0b1), X(0x0b2), X(0x0b3), X(0x0b4), X(0x0b5), X(0x0b6), X(0x0b7), X(0x0b8), X(0x0b9), X(0x0ba), X(0x0bb), X(0x0bc), X(0x0bd), X(0x0be), X(0x0bf),
  802. X(0x0c0), X(0x0c1), X(0x0c2), X(0x0c3), X(0x0c4), X(0x0c5), X(0x0c6), X(0x0c7), X(0x0c8), X(0x0c9), X(0x0ca), X(0x0cb), X(0x0cc), X(0x0cd), X(0x0ce), X(0x0cf),
  803. X(0x0d0), X(0x0d1), X(0x0d2), X(0x0d3), X(0x0d4), X(0x0d5), X(0x0d6), X(0x0d7), X(0x0d8), X(0x0d9), X(0x0da), X(0x0db), X(0x0dc), X(0x0dd), X(0x0de), X(0x0df),
  804. X(0x0e0), X(0x0e1), X(0x0e2), X(0x0e3), X(0x0e4), X(0x0e5), X(0x0e6), X(0x0e7), X(0x0e8), X(0x0e9), X(0x0ea), X(0x0eb), X(0x0ec), X(0x0ed), X(0x0ee), X(0x0ef),
  805. X(0x0f0), X(0x0f1), X(0x0f2), X(0x0f3), X(0x0f4), X(0x0f5), X(0x0f6), X(0x0f7), X(0x0f8), X(0x0f9), X(0x0fa), X(0x0fb), X(0x0fc), X(0x0fd), X(0x0fe), X(0x0ff),
  806. X(0x100), X(0x101), X(0x102), X(0x103), X(0x104), X(0x105), X(0x106), X(0x107), X(0x108), X(0x109), X(0x10a), X(0x10b), X(0x10c), X(0x10d), X(0x10e), X(0x10f),
  807. X(0x110), X(0x111), X(0x112), X(0x113), X(0x114), X(0x115), X(0x116), X(0x117), X(0x118), X(0x119), X(0x11a), X(0x11b), X(0x11c), X(0x11d), X(0x11e), X(0x11f),
  808. X(0x120), X(0x121), X(0x122), X(0x123), X(0x124), X(0x125), X(0x126), X(0x127), X(0x128), X(0x129), X(0x12a), X(0x12b), X(0x12c), X(0x12d), X(0x12e), X(0x12f),
  809. X(0x130), X(0x131), X(0x132), X(0x133), X(0x134), X(0x135), X(0x136), X(0x137), X(0x138), X(0x139), X(0x13a), X(0x13b), X(0x13c), X(0x13d), X(0x13e), X(0x13f),
  810. X(0x140), X(0x141), X(0x142), X(0x143), X(0x144), X(0x145), X(0x146), X(0x147), X(0x148), X(0x149), X(0x14a), X(0x14b), X(0x14c), X(0x14d), X(0x14e), X(0x14f),
  811. X(0x150), X(0x151), X(0x152), X(0x153), X(0x154), X(0x155), X(0x156), X(0x157), X(0x158), X(0x159), X(0x15a), X(0x15b), X(0x15c), X(0x15d), X(0x15e), X(0x15f),
  812. X(0x160), X(0x161), X(0x162), X(0x163), X(0x164), X(0x165), X(0x166), X(0x167), X(0x168), X(0x169), X(0x16a), X(0x16b), X(0x16c), X(0x16d), X(0x16e), X(0x16f),
  813. X(0x170), X(0x171), X(0x172), X(0x173), X(0x174), X(0x175), X(0x176), X(0x177), X(0x178), X(0x179), X(0x17a), X(0x17b), X(0x17c), X(0x17d), X(0x17e), X(0x17f),
  814. X(0x180), X(0x181), X(0x182), X(0x183), X(0x184), X(0x185), X(0x186), X(0x187), X(0x188), X(0x189), X(0x18a), X(0x18b), X(0x18c), X(0x18d), X(0x18e), X(0x18f),
  815. X(0x190), X(0x191), X(0x192), X(0x193), X(0x194), X(0x195), X(0x196), X(0x197), X(0x198), X(0x199), X(0x19a), X(0x19b), X(0x19c), X(0x19d), X(0x19e), X(0x19f),
  816. X(0x1a0), X(0x1a1), X(0x1a2), X(0x1a3), X(0x1a4), X(0x1a5), X(0x1a6), X(0x1a7), X(0x1a8), X(0x1a9), X(0x1aa), X(0x1ab), X(0x1ac), X(0x1ad), X(0x1ae), X(0x1af),
  817. X(0x1b0), X(0x1b1), X(0x1b2), X(0x1b3), X(0x1b4), X(0x1b5), X(0x1b6), X(0x1b7), X(0x1b8), X(0x1b9), X(0x1ba), X(0x1bb), X(0x1bc), X(0x1bd), X(0x1be), X(0x1bf),
  818. X(0x1c0), X(0x1c1), X(0x1c2), X(0x1c3), X(0x1c4), X(0x1c5), X(0x1c6), X(0x1c7), X(0x1c8), X(0x1c9), X(0x1ca), X(0x1cb), X(0x1cc), X(0x1cd), X(0x1ce), X(0x1cf),
  819. X(0x1d0), X(0x1d1), X(0x1d2), X(0x1d3), X(0x1d4), X(0x1d5), X(0x1d6), X(0x1d7), X(0x1d8), X(0x1d9), X(0x1da), X(0x1db), X(0x1dc), X(0x1dd), X(0x1de), X(0x1df),
  820. X(0x1e0), X(0x1e1), X(0x1e2), X(0x1e3), X(0x1e4), X(0x1e5), X(0x1e6), X(0x1e7), X(0x1e8), X(0x1e9), X(0x1ea), X(0x1eb), X(0x1ec), X(0x1ed), X(0x1ee), X(0x1ef),
  821. X(0x1f0), X(0x1f1), X(0x1f2), X(0x1f3), X(0x1f4), X(0x1f5), X(0x1f6), X(0x1f7), X(0x1f8), X(0x1f9), X(0x1fa), X(0x1fb), X(0x1fc), X(0x1fd), X(0x1fe), X(0x1ff),
  822. };
  823. #undef X
  824. } /* extern "C" */