7406.tragesym 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. # This is the template file for creating symbols with tragesym
  2. # every line starting with '#' is a comment line.
  3. [options]
  4. # wordswap swaps labels if the pin is on the right side an looks like this:
  5. # "PB1 (CLK)". That's useful for micro controller port labels
  6. # rotate_labels rotates the pintext of top and bottom pins
  7. # this is useful for large symbols like FPGAs with more than 100 pins
  8. # sort_labels will sort the pins by it's labels
  9. # useful for address ports, busses, ...
  10. wordswap=yes
  11. rotate_labels=yes
  12. sort_labels=no
  13. generate_pinseq=yes
  14. sym_width=1000
  15. pinwidthvertical=400
  16. pinwidthhorizontal=400
  17. [geda_attr]
  18. # name will be printed in the top of the symbol
  19. # name is only some graphical text, not an attribute
  20. # version specifies a gschem version.
  21. # if you have a device with slots, you'll have to use slot= and slotdef=
  22. # use comment= if there are special information you want to add
  23. version=20060113 1
  24. name=7406
  25. device=7406
  26. refdes=U?
  27. footprint=SO14
  28. description=Hex Inverter (Open Drain)
  29. documentation=http://www.nxp.com/products/logic/buffers_inverters_drivers/N74F06D.html
  30. author=Michael McMaster <michael@codesrc.com>
  31. dist-license=gpl3+
  32. use-license=gpl3+
  33. numslots=0
  34. #slot=1
  35. #slotdef=1:
  36. #slotdef=2:
  37. #slotdef=3:
  38. #slotdef=4:
  39. #comment=
  40. #comment=
  41. #comment=
  42. [pins]
  43. # tabseparated list of pin descriptions
  44. # ----------------------------------------
  45. # pinnr is the physical number of the pin
  46. # seq is the pinseq= attribute, leave it blank if it doesn't matter
  47. # type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)
  48. # style can be (line,dot,clk,dotclk,spacer,none). none if only want to add a net
  49. # posit. can be (l,r,t,b) or empty for nets.
  50. # net specifies the name of the net. Vcc or GND for example.
  51. # label represents the pinlabel.
  52. # negation lines can be added with "\_" example: \_enable\_
  53. # if you want to write a "\" use "\\" as escape sequence
  54. #-----------------------------------------------------
  55. #pinnr seq type style posit. net label
  56. #-----------------------------------------------------
  57. 1 in line l A0
  58. 2 out line l \_Y0\_
  59. 3 in line l A1
  60. 4 out line l \_Y1\_
  61. 5 in line l A2
  62. 6 out line l \_Y2\_
  63. 7 pwr line l GND GND
  64. 14 pwr line r Vcc
  65. 13 in line r A5
  66. 12 out line r \_Y5\_
  67. 11 in line r A4
  68. 10 out line r \_Y4\_
  69. 9 in line r A3
  70. 8 out line r \_Y3\_