| .. |
|
Bad VRAM bits 0-3.png
|
ce79b08dc7
first commit
|
1 year ago |
|
M1_4k_animated.gif
|
ce79b08dc7
first commit
|
1 year ago |
|
M2_128k_animated.gif
|
ce79b08dc7
first commit
|
1 year ago |
|
M3_48k_animated.gif
|
ce79b08dc7
first commit
|
1 year ago |
|
M3_animated.gif
|
ce79b08dc7
first commit
|
1 year ago |
|
M4p_128k_animated.gif
|
ce79b08dc7
first commit
|
1 year ago |
|
Model 1 DRAM and VRAM.png
|
ce79b08dc7
first commit
|
1 year ago |
|
Model 1 Level II ROM location.png
|
ce79b08dc7
first commit
|
1 year ago |
|
Model 3 - BAD or Missing both VRAM chips, bad or missing U67.png
|
ce79b08dc7
first commit
|
1 year ago |
|
Model 3 - No ROM or ROM not working, non working CPU, .png
|
ce79b08dc7
first commit
|
1 year ago |
|
Model 3 - bad interconnect JP2B and JP2A, bad or missing U90.png
|
ce79b08dc7
first commit
|
1 year ago |
|
Model 3 Diagnostic ROM Motherboard Layout.jpg
|
ce79b08dc7
first commit
|
1 year ago |
|
Model 3 Motherboard Layout Small 800.png
|
ce79b08dc7
first commit
|
1 year ago |
|
Model 4P.png
|
ce79b08dc7
first commit
|
1 year ago |
Per Mårtensson
ce79b08dc7
first commit
