 H. Peter Anvin
|
8218421642
fpga: set HDMI pixel clock to 56 MHz; correct PLL and HDMITX settings
|
3 years ago |
|
H. Peter Anvin
|
510e702728
video: initial simple video generator; add support for HDMI TERC4
|
3 years ago |
|
H. Peter Anvin
|
23a7324677
hdmi: slow down to 60 MHz (120 Mbaud, 96 Mbps) for testing
|
3 years ago |
|
H. Peter Anvin
|
996bd201be
Timing improvements: wait state for iodev, fix handling of sr_clk
|
3 years ago |
|
H. Peter Anvin
|
42f4ad6376
Make downloader work; use PLL for SDRAM clock offset
|
3 years ago |
|
H. Peter Anvin
|
f476073603
SPI ROM -> SDRAM download unit (not quite working yet?)
|
3 years ago |
|
H. Peter Anvin
|
062a3d9eb1
Reorganize tree so a single Makefile can do the right thing
|
3 years ago |
