H. Peter Anvin 74d9da52b0 hdmi/tmds: fix symbol data ordering il y a 3 ans
..
ip 8218421642 fpga: set HDMI pixel clock to 56 MHz; correct PLL and HDMITX settings il y a 3 ans
output_files 8218421642 fpga: set HDMI pixel clock to 56 MHz; correct PLL and HDMITX settings il y a 3 ans
scripts 27454bdbd3 qsfdeps.pl: ignore Signaltap files il y a 3 ans
simulation f24cac3c43 fpga: lint code to make ModelSim RTL simulation work again il y a 3 ans
.gitignore e32df0c25b Remove max80.map from tree il y a 3 ans
Makefile 05cb5b3547 make flash: re-initialize the FPGA after flash complete il y a 3 ans
abcbus.sv f24cac3c43 fpga: lint code to make ModelSim RTL simulation work again il y a 3 ans
fast_mem.sv dd69eafb99 Many timing fixes; better IRQ handling for abcbus il y a 3 ans
functions.sv f2060589ab Default baud rate = 115200, baud rate programmable il y a 3 ans
i2c.sv 4970fb6ef6 rtc: issue dummy clock cycles if SDA appears stuck il y a 3 ans
iodevs.vh 1dfcf38fed sdcard: attempt to handle insertion and removal il y a 3 ans
max80.pins 2f3640b11c fpga: rename abc_master to abc_host il y a 3 ans
max80.qpf 062a3d9eb1 Reorganize tree so a single Makefile can do the right thing il y a 3 ans
max80.qsf 0edc64a9c8 abcio, abcdisk: revamp callback interface, fix abcdisk state machine il y a 3 ans
max80.sdc dd69eafb99 Many timing fixes; better IRQ handling for abcbus il y a 3 ans
max80.sv 8218421642 fpga: set HDMI pixel clock to 56 MHz; correct PLL and HDMITX settings il y a 3 ans
max80jic.cof be3a50be52 sdcard: mount disk images, Makefile/ld: infrastructure for dram data il y a 3 ans
picorv32.v ec99762a84 Use waitirq rather than suspending a memory transaction for SD card il y a 3 ans
sdcard.sv ec99762a84 Use waitirq rather than suspending a memory transaction for SD card il y a 3 ans
sdram.sv 6ae39aaf12 Make romcopy device programmable and able to zero memory il y a 3 ans
spi_master.sv 062a3d9eb1 Reorganize tree so a single Makefile can do the right thing il y a 3 ans
spirom.sv f24cac3c43 fpga: lint code to make ModelSim RTL simulation work again il y a 3 ans
synchro.sv f24cac3c43 fpga: lint code to make ModelSim RTL simulation work again il y a 3 ans
sysclock.sv 0271d2cd06 abcrtc: ABC-bus interface to RTC (currently readonly) il y a 3 ans
tmdsenc.sv 74d9da52b0 hdmi/tmds: fix symbol data ordering il y a 3 ans
transpose.sv 510e702728 video: initial simple video generator; add support for HDMI TERC4 il y a 3 ans
tty.sv 6ae39aaf12 Make romcopy device programmable and able to zero memory il y a 3 ans
video.sv 74d9da52b0 hdmi/tmds: fix symbol data ordering il y a 3 ans