H. Peter Anvin
|
115e7850e2
tty: actually clock tty unit; alternative serial port on GPIO
|
3 years ago |
H. Peter Anvin
|
0af5c2d01d
Merge branch 'main' into uart-rework
|
3 years ago |
H. Peter Anvin
|
9a9c1beba7
fpga: quartus programming targets
|
3 years ago |
H. Peter Anvin
|
0bb16fa955
fpga: switch RxD and TxD back for reworked boards
|
3 years ago |
H. Peter Anvin
|
10bc2b4ed1
Make the LED output numbers match the order on the back
|
3 years ago |
H. Peter Anvin
|
b87dddeaa9
fw: tty is not working due to invalid pinout
|
3 years ago |
H. Peter Anvin
|
73e518e763
fpga/Makefile: run quartus_pow after quartus_sta
|
3 years ago |
H. Peter Anvin
|
9b1134ea5b
sdram: improve initialization timing
|
3 years ago |
H. Peter Anvin
|
f2060589ab
Default baud rate = 115200, baud rate programmable
|
3 years ago |
H. Peter Anvin
|
776ec1c1d2
tools/Makefile: avoid rebuilding over and over
|
3 years ago |
H. Peter Anvin
|
4410a635c4
Minimal console serial port (1000000-N81) "Hello, World!"
|
3 years ago |
H. Peter Anvin
|
265fb7692e
CPU now can execute instructions, at least in simulation!!
|
3 years ago |
H. Peter Anvin
|
c78f9d909d
Roll back picorv32 hacks for unaligned memory support
|
3 years ago |
H. Peter Anvin
|
65dec219d1
Fix top level Makefile
|
3 years ago |
H. Peter Anvin
|
3f417a182e
tools: build a z80-none-elf binutils, riscv-gdb
|
3 years ago |
H. Peter Anvin
|
48d72fab81
fpga: better Makefile handling of the Quartus flow
|
3 years ago |
H. Peter Anvin
|
062a3d9eb1
Reorganize tree so a single Makefile can do the right thing
|
3 years ago |
H. Peter Anvin
|
29838ba040
Add toolchain build via git submodules and Makefile
|
3 years ago |
H. Peter Anvin
|
4771d428e2
bin2mif: fast_ram expects unpacked decimal filename indicies
|
3 years ago |
H. Peter Anvin
|
aad6fa3aad
fw: link against newlib-nano
|
3 years ago |
H. Peter Anvin
|
873b48e082
synchro.sv: use global version of tostr()
|
3 years ago |
H. Peter Anvin
|
8e77198270
Better fast_mem implementation; need to split .mif files
|
3 years ago |
H. Peter Anvin
|
0a742774ae
Getting full synthesis with CPU and fast memory; not tested yet
|
3 years ago |
H. Peter Anvin
|
345f6b4fb6
fw: build and link a file that can go into the fast memory
|
3 years ago |
H. Peter Anvin
|
29caaeebbe
pll: change system clock to 84 MHz
|
3 years ago |
H. Peter Anvin
|
98999420a7
max80: better testing of the sdram controller
|
3 years ago |
H. Peter Anvin
|
dd78b3450d
sdram.sv: fix logic for next_bank and last_dword
|
3 years ago |
H. Peter Anvin
|
2517eac8ba
sdram: make the bus protocol actually work sanely
|
3 years ago |
H. Peter Anvin
|
728e8de139
sdram: allow arbitrary alignments on port 1
|
3 years ago |
H. Peter Anvin
|
35ce29d153
spi_master: remove non-synthesizable constructs
|
3 years ago |