H. Peter Anvin
|
9ac4e30722
time: synchronize all clocks: RTC, SNTP, ESP, FPGA/ABC
|
2 years ago |
H. Peter Anvin
|
e1c53dfb56
vjtag: allow both SRAM and DRAM to be accessed over VJTAG
|
2 years ago |
H. Peter Anvin
|
dd69eafb99
Many timing fixes; better IRQ handling for abcbus
|
3 years ago |
H. Peter Anvin
|
6ae39aaf12
Make romcopy device programmable and able to zero memory
|
3 years ago |
H. Peter Anvin
|
1f822e260c
Change onboard fast SRAM from 8K to 32K
|
3 years ago |
H. Peter Anvin
|
265fb7692e
CPU now can execute instructions, at least in simulation!!
|
3 years ago |
H. Peter Anvin
|
c78f9d909d
Roll back picorv32 hacks for unaligned memory support
|
3 years ago |
H. Peter Anvin
|
062a3d9eb1
Reorganize tree so a single Makefile can do the right thing
|
3 years ago |