 H. Peter Anvin
|
9ac4e30722
time: synchronize all clocks: RTC, SNTP, ESP, FPGA/ABC
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
bec7285913
esplink: fix handshake between ESP and FPGA
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
3847060a6e
Merge esplink work with mainline
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
50f7f572a3
WIP: ringbuffer system between ESP32 and FPGA
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
99c9b0ccc3
Better timezone handling; upload helper scripts
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
c4320f1f4f
esplink: better error checking, test ESP -> FPGA write direction
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
065742e213
esplink: fix startup time race condition on ESP32 side
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
d8e0e2d6ac
esplink: handle arbitrary byte ranges; allow ESP to query status
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
832c07c31f
Have ESP issue a handshake interrupt; some common link code
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
1725fbb91d
ESP32 code for FPGA link; test code and fixes
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
aac953ed19
Implement FPGA <-> ESP32 communication path
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
f1e04bf5c7
esp32 firmware image with support for OTA updates of both FPGA and ESP32
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
0cdd243825
serial.sv: mer generell serieport med Rx och Tx
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
e0305b26e3
system.c: disable the 5 s testing startup delay
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
4d4291d637
usb: fix descriptor regeneration; add name strings to individual ports
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
835310c76e
update: .fw file is a single compressed container; simplify I/O code
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
84afb464e6
update: encode version in the firmware files; better .rpf generation
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
ee45852b85
Full infrastructure for updating flash via JTAG SVF
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
6375646603
update: get closer to a working JTAG update infrastructure
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
e1c53dfb56
vjtag: allow both SRAM and DRAM to be accessed over VJTAG
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
8ba4a1a3de
vjtag: fix "one bit behind" problem for write properly; use sys_clk
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
47300bdbed
vjtag: require a synchronization prefix to write to memory
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
37de408c19
Allow the CPU to force an FPGA reload; vjtag improvement
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
2ec75f1807
fpga: virtual JTAG interface
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
9c1891e562
spiflash.[ch]: a (hopefully) platform-independent SPI flash writer
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
a90ef02f46
fpga: generate .xsvf files
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
1dd95dd8b8
Produce raw binary files with and without extra contents
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
e05dbe6f40
v2boot: simple boot loader connecting ESP32-SPI to flash-SPI
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
4b07e7703d
Fix USB serial number generation
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
aea92d6f7a
fw: download SPI ROM ID and send to USB very early in execution
|
%!s(int64=2) %!d(string=hai) anos |
