 H. Peter Anvin
|
aac953ed19
Implement FPGA <-> ESP32 communication path
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
8b67b5db30
spirom: fix SPI ROM I/O and data downloading
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
8eec9b9e0a
Timing improvements; allow SRAM to be read over JTAG
|
%!s(int64=2) %!d(string=hai) anos |
|
H. Peter Anvin
|
60be2e1201
v2: v2 has a 16 MHz oscillator instead of 48 MHz
|
%!s(int64=3) %!d(string=hai) anos |
|
H. Peter Anvin
|
6db45e74e6
WIP: build both v1 and v2
|
%!s(int64=3) %!d(string=hai) anos |
|
H. Peter Anvin
|
75a6dbc7fa
fpga: infrastructure for building v1 and v2 FPGA
|
%!s(int64=3) %!d(string=hai) anos |
