 H. Peter Anvin
|
e0c50e4aa3
Integrate the new sysvars package, replace using the environment
|
1 year ago |
|
H. Peter Anvin
|
16464af081
Refresh build
|
1 year ago |
|
H. Peter Anvin
|
9c502cc9e6
fpga: regenerate binaries
|
1 year ago |
|
H. Peter Anvin
|
2ec1af473b
picorv32: further IRQ latency improvements; regenerate with Quartus 22.1
|
1 year ago |
|
H. Peter Anvin
|
0115548fc0
rv32: use a dedicated interrupt stack
|
1 year ago |
|
H. Peter Anvin
|
bf9aa45886
riscv32: add the ctz instruction for better interrupt latency
|
1 year ago |
|
H. Peter Anvin
|
3d3e44fbda
v1.1: check in the official v1.1 binaries
|
2 years ago |
|
H. Peter Anvin
|
bddbff2298
usb: don't remove "empty" or "last" while a packet is in progress
|
2 years ago |
|
H. Peter Anvin
|
053ccb0739
USB: fix data loss due to bad rewind on CRC error
|
2 years ago |
|
H. Peter Anvin
|
12519f981f
update: it is slow, but now firmware upload via serial port & USB work
|
2 years ago |
|
H. Peter Anvin
|
fc450b42f2
Board 2.1 support; Full FW install via serial port or ESP32 USB (preliminary)
|
2 years ago |
|
H. Peter Anvin
|
3847060a6e
Merge esplink work with mainline
|
2 years ago |
|
H. Peter Anvin
|
50f7f572a3
WIP: ringbuffer system between ESP32 and FPGA
|
2 years ago |
|
H. Peter Anvin
|
99c9b0ccc3
Better timezone handling; upload helper scripts
|
2 years ago |
|
H. Peter Anvin
|
1725fbb91d
ESP32 code for FPGA link; test code and fixes
|
2 years ago |
|
H. Peter Anvin
|
f1e04bf5c7
esp32 firmware image with support for OTA updates of both FPGA and ESP32
|
2 years ago |
