H. Peter Anvin 8218421642 fpga: set HDMI pixel clock to 56 MHz; correct PLL and HDMITX settings 3 anni fa
..
abcmapram.v f5f6aad21e abcbus: drop unused mapram nodes 3 anni fa
ddio_out.v 062a3d9eb1 Reorganize tree so a single Makefile can do the right thing 3 anni fa
ddufifo.v 6ae39aaf12 Make romcopy device programmable and able to zero memory 3 anni fa
fastmem_ip.v 1f822e260c Change onboard fast SRAM from 8K to 32K 3 anni fa
fifo.v 4f9855b5c4 tty: simplify by running in the sys_clk domain; use NCO for baud 3 anni fa
hdmitx.v 8218421642 fpga: set HDMI pixel clock to 56 MHz; correct PLL and HDMITX settings 3 anni fa
pll.v 8218421642 fpga: set HDMI pixel clock to 56 MHz; correct PLL and HDMITX settings 3 anni fa
statusram.v 6798b92c04 Simple disk cache; add missing files 3 anni fa