 H. Peter Anvin
|
75e32256b8
fw: add ability to write a board ID string in ESP flash
|
2 years ago |
|
H. Peter Anvin
|
3347303ea5
fpga/Makefile: fix ordering rule for power estimator
|
2 years ago |
|
H. Peter Anvin
|
fc450b42f2
Board 2.1 support; Full FW install via serial port or ESP32 USB (preliminary)
|
2 years ago |
|
H. Peter Anvin
|
378d46cb8f
flashesp: include all ESP32 flash data in .fw; script to flash
|
2 years ago |
|
H. Peter Anvin
|
0e09a7c608
fwupdate: update esp32 when flashing from sdcard
|
2 years ago |
|
H. Peter Anvin
|
8a98d85fa5
Integrate esp32 build using arduino-cli; www contents in zip file (WIP)
|
2 years ago |
|
H. Peter Anvin
|
f1e04bf5c7
esp32 firmware image with support for OTA updates of both FPGA and ESP32
|
2 years ago |
|
H. Peter Anvin
|
4d4291d637
usb: fix descriptor regeneration; add name strings to individual ports
|
2 years ago |
|
H. Peter Anvin
|
835310c76e
update: .fw file is a single compressed container; simplify I/O code
|
2 years ago |
|
H. Peter Anvin
|
84afb464e6
update: encode version in the firmware files; better .rpf generation
|
2 years ago |
|
H. Peter Anvin
|
ee45852b85
Full infrastructure for updating flash via JTAG SVF
|
2 years ago |
|
H. Peter Anvin
|
efeef4ee62
fpga/Makefile: *.mif_update.rpt isn't a terminal target
|
2 years ago |
|
H. Peter Anvin
|
71f001b811
fpga/Makefile: better handling of variant recompiles
|
2 years ago |
|
H. Peter Anvin
|
6375646603
update: get closer to a working JTAG update infrastructure
|
2 years ago |
|
H. Peter Anvin
|
a90ef02f46
fpga: generate .xsvf files
|
2 years ago |
|
H. Peter Anvin
|
1dd95dd8b8
Produce raw binary files with and without extra contents
|
2 years ago |
|
H. Peter Anvin
|
e05dbe6f40
v2boot: simple boot loader connecting ESP32-SPI to flash-SPI
|
2 years ago |
|
H. Peter Anvin
|
8b67b5db30
spirom: fix SPI ROM I/O and data downloading
|
2 years ago |
|
H. Peter Anvin
|
67a2a42fce
fpga/Makefile: fix additional dependency generation issues
|
2 years ago |
|
H. Peter Anvin
|
9471dad838
Move date stamp generation to fpga build; record SDRAM checksum
|
2 years ago |
|
H. Peter Anvin
|
6db45e74e6
WIP: build both v1 and v2
|
3 years ago |
|
H. Peter Anvin
|
75a6dbc7fa
fpga: infrastructure for building v1 and v2 FPGA
|
3 years ago |
|
H. Peter Anvin
|
c21293d687
usb: use generated USB descriptors
|
3 years ago |
|
H. Peter Anvin
|
ac8a492ba2
sdram: fix 8-bit ports; rename fw/ to rv32/ to avoid confusion
|
3 years ago |
|
H. Peter Anvin
|
05cb5b3547
make flash: re-initialize the FPGA after flash complete
|
3 years ago |
|
H. Peter Anvin
|
be3a50be52
sdcard: mount disk images, Makefile/ld: infrastructure for dram data
|
3 years ago |
|
H. Peter Anvin
|
518503fa99
iodev: centralize definitions and auto-generate boiler plate code
|
3 years ago |
|
H. Peter Anvin
|
42f4ad6376
Make downloader work; use PLL for SDRAM clock offset
|
3 years ago |
|
H. Peter Anvin
|
445c3542f1
Makefile target to really strip Signaltap from max80.qsf
|
3 years ago |
|
H. Peter Anvin
|
9a9c1beba7
fpga: quartus programming targets
|
3 years ago |
