 H. Peter Anvin
|
54aa67c9dd
esplink: change to 7 interrupt/status bits per direction
|
2 years ago |
|
H. Peter Anvin
|
1725fbb91d
ESP32 code for FPGA link; test code and fixes
|
2 years ago |
|
H. Peter Anvin
|
ee45852b85
Full infrastructure for updating flash via JTAG SVF
|
2 years ago |
|
H. Peter Anvin
|
2ec75f1807
fpga: virtual JTAG interface
|
2 years ago |
|
H. Peter Anvin
|
a0f8eb5820
Fix false positive ABC-bus memory overrun timer
|
2 years ago |
|
H. Peter Anvin
|
0271d1979a
sdram: return start to the right subunit; add ABC-bus latency counter
|
2 years ago |
|
H. Peter Anvin
|
5b686b909a
ioregs: export I/O register address as symbols
|
2 years ago |
|
H. Peter Anvin
|
c48373f9a8
usb: handle SET_CONTROL_LINE_STATE USB messages
|
2 years ago |
|
H. Peter Anvin
|
1db3d07425
PUN80 emulation, per-channel IRQ handlers, TTY IRQ polarity control
|
2 years ago |
|
H. Peter Anvin
|
7dd7eb2ed7
usb: change "console" to "tty", with CON_ used for only the console
|
2 years ago |
|
H. Peter Anvin
|
808ba7c43c
usb: use a direct interface between the CPU and the USB FIFOs
|
3 years ago |
|
H. Peter Anvin
|
7c7d4cd52c
usb: set the device serial number
|
3 years ago |
|
H. Peter Anvin
|
778a7b2ded
spirom: restructure handshake signals
|
3 years ago |
|
H. Peter Anvin
|
75a6dbc7fa
fpga: infrastructure for building v1 and v2 FPGA
|
3 years ago |
|
H. Peter Anvin
|
372899ea3b
Move most code to SDRAM; fix problems with code in SDRAM; cleanups
|
3 years ago |
|
H. Peter Anvin
|
de1566292f
clocks: centralize strobes; rng: shut down when not in use
|
3 years ago |
|
H. Peter Anvin
|
4e65673781
spirom: add support for sending arbitrary SPI commands
|
3 years ago |
|
H. Peter Anvin
|
ac8a492ba2
sdram: fix 8-bit ports; rename fw/ to rv32/ to avoid confusion
|
3 years ago |
