 H. Peter Anvin
|
cd15d8fd49
picorv32: revamp the Q registers to be a full bank switch
|
3 年之前 |
|
H. Peter Anvin
|
996bd201be
Timing improvements: wait state for iodev, fix handling of sr_clk
|
3 年之前 |
|
H. Peter Anvin
|
7c6cbc57c6
fpga/max80: 32 kHz RTC clock isn't working, workaround
|
3 年之前 |
|
H. Peter Anvin
|
6a406133f0
Add sdcard and sysclock units; reshuffle address map
|
3 年之前 |
|
H. Peter Anvin
|
65f412c5d0
Add sdcard unit; currently SPI based
|
3 年之前 |
|
H. Peter Anvin
|
1f822e260c
Change onboard fast SRAM from 8K to 32K
|
3 年之前 |
|
H. Peter Anvin
|
9bf7d10a84
tty: add status register and irq support; clean up iodev map
|
3 年之前 |
|
H. Peter Anvin
|
42f4ad6376
Make downloader work; use PLL for SDRAM clock offset
|
3 年之前 |
|
H. Peter Anvin
|
f476073603
SPI ROM -> SDRAM download unit (not quite working yet?)
|
3 年之前 |
|
H. Peter Anvin
|
4f9855b5c4
tty: simplify by running in the sys_clk domain; use NCO for baud
|
3 年之前 |
|
H. Peter Anvin
|
16e9576297
fpga: make the SDRAM work!
|
3 年之前 |
|
H. Peter Anvin
|
9e0713c926
sdram: remove misaligned handling
|
3 年之前 |
|
H. Peter Anvin
|
115e7850e2
tty: actually clock tty unit; alternative serial port on GPIO
|
3 年之前 |
|
H. Peter Anvin
|
10bc2b4ed1
Make the LED output numbers match the order on the back
|
3 年之前 |
|
H. Peter Anvin
|
f2060589ab
Default baud rate = 115200, baud rate programmable
|
3 年之前 |
|
H. Peter Anvin
|
4410a635c4
Minimal console serial port (1000000-N81) "Hello, World!"
|
3 年之前 |
|
H. Peter Anvin
|
265fb7692e
CPU now can execute instructions, at least in simulation!!
|
3 年之前 |
|
H. Peter Anvin
|
c78f9d909d
Roll back picorv32 hacks for unaligned memory support
|
3 年之前 |
|
H. Peter Anvin
|
062a3d9eb1
Reorganize tree so a single Makefile can do the right thing
|
3 年之前 |
