H. Peter Anvin dac6cd700a rng: delay 256 μs before reading a random number vor 3 Jahren
..
ip bf1976441c Add *.qip files vor 3 Jahren
output_files dac6cd700a rng: delay 256 μs before reading a random number vor 3 Jahren
scripts 27454bdbd3 qsfdeps.pl: ignore Signaltap files vor 3 Jahren
simulation f24cac3c43 fpga: lint code to make ModelSim RTL simulation work again vor 3 Jahren
usb cc37f87c67 sdram: rewrite as parameterized ports; usb: add USB core for testing vor 3 Jahren
.gitignore e32df0c25b Remove max80.map from tree vor 3 Jahren
Makefile ac8a492ba2 sdram: fix 8-bit ports; rename fw/ to rv32/ to avoid confusion vor 3 Jahren
abcbus.sv cc37f87c67 sdram: rewrite as parameterized ports; usb: add USB core for testing vor 3 Jahren
fast_mem.sv dd69eafb99 Many timing fixes; better IRQ handling for abcbus vor 3 Jahren
functions.sv f2060589ab Default baud rate = 115200, baud rate programmable vor 3 Jahren
i2c.sv 4970fb6ef6 rtc: issue dummy clock cycles if SDA appears stuck vor 3 Jahren
iodevs.vh 1dfcf38fed sdcard: attempt to handle insertion and removal vor 3 Jahren
max80.pins 980eaf0400 Restructure clock tree; better sdram timing; random number generator vor 3 Jahren
max80.qpf 062a3d9eb1 Reorganize tree so a single Makefile can do the right thing vor 3 Jahren
max80.qsf ac8a492ba2 sdram: fix 8-bit ports; rename fw/ to rv32/ to avoid confusion vor 3 Jahren
max80.sdc 980eaf0400 Restructure clock tree; better sdram timing; random number generator vor 3 Jahren
max80.sv ac8a492ba2 sdram: fix 8-bit ports; rename fw/ to rv32/ to avoid confusion vor 3 Jahren
max80jic.cof ac8a492ba2 sdram: fix 8-bit ports; rename fw/ to rv32/ to avoid confusion vor 3 Jahren
picorv32.v ec99762a84 Use waitirq rather than suspending a memory transaction for SD card vor 3 Jahren
rng.sv 980eaf0400 Restructure clock tree; better sdram timing; random number generator vor 3 Jahren
sdcard.sv ec99762a84 Use waitirq rather than suspending a memory transaction for SD card vor 3 Jahren
sdram.sv ac8a492ba2 sdram: fix 8-bit ports; rename fw/ to rv32/ to avoid confusion vor 3 Jahren
spi_master.sv 062a3d9eb1 Reorganize tree so a single Makefile can do the right thing vor 3 Jahren
spirom.sv cc37f87c67 sdram: rewrite as parameterized ports; usb: add USB core for testing vor 3 Jahren
synchro.sv f24cac3c43 fpga: lint code to make ModelSim RTL simulation work again vor 3 Jahren
sysclock.sv 0271d2cd06 abcrtc: ABC-bus interface to RTC (currently readonly) vor 3 Jahren
tmdsenc.sv 74d9da52b0 hdmi/tmds: fix symbol data ordering vor 3 Jahren
transpose.sv 510e702728 video: initial simple video generator; add support for HDMI TERC4 vor 3 Jahren
tty.sv 6ae39aaf12 Make romcopy device programmable and able to zero memory vor 3 Jahren
video.sv 980eaf0400 Restructure clock tree; better sdram timing; random number generator vor 3 Jahren