H. Peter Anvin
|
1dfcf38fed
sdcard: attempt to handle insertion and removal
|
3 éve |
H. Peter Anvin
|
a8cfea4d31
Remove support for 32 kHz and serial port workarounds
|
3 éve |
H. Peter Anvin
|
2f3640b11c
fpga: rename abc_master to abc_host
|
3 éve |
H. Peter Anvin
|
378b746e22
fpga: code lint fixes (no functional change)
|
3 éve |
H. Peter Anvin
|
f9c6fb9913
max80.sv: abc_sr_wd is a bus, not a single wire
|
3 éve |
H. Peter Anvin
|
80cd70eb57
iodevs: auto-generate common constants
|
3 éve |
H. Peter Anvin
|
9ca2889add
cpu: move the reset vector away from 0
|
3 éve |
H. Peter Anvin
|
a642f1f7a9
rtc: assume RTC 32 kHz is supported to work if GPIO serial not used
|
3 éve |
H. Peter Anvin
|
54f6bd3fd6
fw: replace libc _start with a much simpler one
|
3 éve |
H. Peter Anvin
|
6ae39aaf12
Make romcopy device programmable and able to zero memory
|
3 éve |
H. Peter Anvin
|
d6d6390bca
Clean up _start() -- the one in libc doesn't zero bss correctly
|
3 éve |
H. Peter Anvin
|
ec99762a84
Use waitirq rather than suspending a memory transaction for SD card
|
3 éve |
H. Peter Anvin
|
56753cd6a3
abcbus: move abcbus to separate module; add I/O status register
|
3 éve |
H. Peter Anvin
|
69476ffdf6
Add I/O interface to the ABC bus, using SDRAM DMA
|
3 éve |
H. Peter Anvin
|
f6f9bf7ede
Add i2c unit
|
3 éve |
H. Peter Anvin
|
55b0aeee3f
iodev: move one-register "devices" into a common "sys"; add "abc" device
|
3 éve |
H. Peter Anvin
|
e1878a396f
Detect the presence of an ABC-bus by looking for a clock signal
|
3 éve |
H. Peter Anvin
|
8368aa9534
fpga: parameterize the rtc_32khz workaround
|
3 éve |
H. Peter Anvin
|
b5e39487bd
max80: change esp_ctr debug signal to 4 Hz
|
3 éve |
H. Peter Anvin
|
c40501f76e
SDRAM access from the ABC-bus
|
3 éve |
H. Peter Anvin
|
03fae78888
hack: binary counter on ESP pins to test connectivity
|
3 éve |
H. Peter Anvin
|
4cc5301813
sdcard: generalize the IP, instantiate for ESP32 SPI channel too
|
3 éve |
H. Peter Anvin
|
518503fa99
iodev: centralize definitions and auto-generate boiler plate code
|
3 éve |
H. Peter Anvin
|
cd15d8fd49
picorv32: revamp the Q registers to be a full bank switch
|
3 éve |
H. Peter Anvin
|
996bd201be
Timing improvements: wait state for iodev, fix handling of sr_clk
|
3 éve |
H. Peter Anvin
|
7c6cbc57c6
fpga/max80: 32 kHz RTC clock isn't working, workaround
|
3 éve |
H. Peter Anvin
|
6a406133f0
Add sdcard and sysclock units; reshuffle address map
|
3 éve |
H. Peter Anvin
|
65f412c5d0
Add sdcard unit; currently SPI based
|
3 éve |
H. Peter Anvin
|
1f822e260c
Change onboard fast SRAM from 8K to 32K
|
3 éve |
H. Peter Anvin
|
9bf7d10a84
tty: add status register and irq support; clean up iodev map
|
3 éve |