 H. Peter Anvin
|
2ec1af473b
picorv32: further IRQ latency improvements; regenerate with Quartus 22.1
|
2 years ago |
|
H. Peter Anvin
|
0115548fc0
rv32: use a dedicated interrupt stack
|
2 years ago |
|
H. Peter Anvin
|
1917765d2f
picorv32: add support for multiple user CPU contexts
|
3 years ago |
|
H. Peter Anvin
|
9ac4e30722
time: synchronize all clocks: RTC, SNTP, ESP, FPGA/ABC
|
3 years ago |
|
H. Peter Anvin
|
aac953ed19
Implement FPGA <-> ESP32 communication path
|
3 years ago |
|
H. Peter Anvin
|
f1e04bf5c7
esp32 firmware image with support for OTA updates of both FPGA and ESP32
|
3 years ago |
|
H. Peter Anvin
|
0cdd243825
serial.sv: mer generell serieport med Rx och Tx
|
3 years ago |
|
H. Peter Anvin
|
ee45852b85
Full infrastructure for updating flash via JTAG SVF
|
3 years ago |
|
H. Peter Anvin
|
6375646603
update: get closer to a working JTAG update infrastructure
|
3 years ago |
|
H. Peter Anvin
|
e1c53dfb56
vjtag: allow both SRAM and DRAM to be accessed over VJTAG
|
3 years ago |
|
H. Peter Anvin
|
8ba4a1a3de
vjtag: fix "one bit behind" problem for write properly; use sys_clk
|
3 years ago |
|
H. Peter Anvin
|
37de408c19
Allow the CPU to force an FPGA reload; vjtag improvement
|
3 years ago |
|
H. Peter Anvin
|
2ec75f1807
fpga: virtual JTAG interface
|
3 years ago |
|
H. Peter Anvin
|
6014b9c6d7
max80: fix timing bug that affected code execution from SDRAM
|
3 years ago |
|
H. Peter Anvin
|
20994e38da
LED: change sequence of LED on v2
|
3 years ago |
|
H. Peter Anvin
|
8eec9b9e0a
Timing improvements; allow SRAM to be read over JTAG
|
3 years ago |
|
H. Peter Anvin
|
adf6c39024
serial: simplify physical tty and make BREAK reset work
|
3 years ago |
|
H. Peter Anvin
|
90f0cc21b5
Reset via BREAK on physical TTY or GPIO
|
3 years ago |
|
H. Peter Anvin
|
7dd7eb2ed7
usb: change "console" to "tty", with CON_ used for only the console
|
3 years ago |
|
H. Peter Anvin
|
af2600349c
usb: enable four ACM devices
|
3 years ago |
|
H. Peter Anvin
|
808ba7c43c
usb: use a direct interface between the CPU and the USB FIFOs
|
3 years ago |
|
H. Peter Anvin
|
92d18543b8
tty: don't require DTR#; v2: output some clocks on gpio[135]
|
3 years ago |
|
H. Peter Anvin
|
60be2e1201
v2: v2 has a 16 MHz oscillator instead of 48 MHz
|
3 years ago |
|
H. Peter Anvin
|
81633591fa
v2: abc_host and abc_a_oe are redundant and unified in v2
|
3 years ago |
|
H. Peter Anvin
|
7c7d4cd52c
usb: set the device serial number
|
3 years ago |
|
H. Peter Anvin
|
08d8d7d2c8
More cleanups of multi-version... still broken?!
|
3 years ago |
|
H. Peter Anvin
|
344ccf56d4
Fixes for dual version generator
|
3 years ago |
|
H. Peter Anvin
|
6db45e74e6
WIP: build both v1 and v2
|
3 years ago |
|
H. Peter Anvin
|
75a6dbc7fa
fpga: infrastructure for building v1 and v2 FPGA
|
3 years ago |
|
H. Peter Anvin
|
372899ea3b
Move most code to SDRAM; fix problems with code in SDRAM; cleanups
|
3 years ago |
