 H. Peter Anvin
|
d6d6390bca
Clean up _start() -- the one in libc doesn't zero bss correctly
|
il y a 3 ans |
|
H. Peter Anvin
|
ec99762a84
Use waitirq rather than suspending a memory transaction for SD card
|
il y a 3 ans |
|
H. Peter Anvin
|
56753cd6a3
abcbus: move abcbus to separate module; add I/O status register
|
il y a 3 ans |
|
H. Peter Anvin
|
69476ffdf6
Add I/O interface to the ABC bus, using SDRAM DMA
|
il y a 3 ans |
|
H. Peter Anvin
|
f6f9bf7ede
Add i2c unit
|
il y a 3 ans |
|
H. Peter Anvin
|
55b0aeee3f
iodev: move one-register "devices" into a common "sys"; add "abc" device
|
il y a 3 ans |
|
H. Peter Anvin
|
e1878a396f
Detect the presence of an ABC-bus by looking for a clock signal
|
il y a 3 ans |
|
H. Peter Anvin
|
8368aa9534
fpga: parameterize the rtc_32khz workaround
|
il y a 3 ans |
|
H. Peter Anvin
|
b5e39487bd
max80: change esp_ctr debug signal to 4 Hz
|
il y a 3 ans |
|
H. Peter Anvin
|
c40501f76e
SDRAM access from the ABC-bus
|
il y a 3 ans |
|
H. Peter Anvin
|
03fae78888
hack: binary counter on ESP pins to test connectivity
|
il y a 3 ans |
|
H. Peter Anvin
|
4cc5301813
sdcard: generalize the IP, instantiate for ESP32 SPI channel too
|
il y a 3 ans |
|
H. Peter Anvin
|
518503fa99
iodev: centralize definitions and auto-generate boiler plate code
|
il y a 3 ans |
|
H. Peter Anvin
|
cd15d8fd49
picorv32: revamp the Q registers to be a full bank switch
|
il y a 3 ans |
|
H. Peter Anvin
|
996bd201be
Timing improvements: wait state for iodev, fix handling of sr_clk
|
il y a 3 ans |
|
H. Peter Anvin
|
7c6cbc57c6
fpga/max80: 32 kHz RTC clock isn't working, workaround
|
il y a 3 ans |
|
H. Peter Anvin
|
6a406133f0
Add sdcard and sysclock units; reshuffle address map
|
il y a 3 ans |
|
H. Peter Anvin
|
65f412c5d0
Add sdcard unit; currently SPI based
|
il y a 3 ans |
|
H. Peter Anvin
|
1f822e260c
Change onboard fast SRAM from 8K to 32K
|
il y a 3 ans |
|
H. Peter Anvin
|
9bf7d10a84
tty: add status register and irq support; clean up iodev map
|
il y a 3 ans |
|
H. Peter Anvin
|
42f4ad6376
Make downloader work; use PLL for SDRAM clock offset
|
il y a 3 ans |
|
H. Peter Anvin
|
f476073603
SPI ROM -> SDRAM download unit (not quite working yet?)
|
il y a 3 ans |
|
H. Peter Anvin
|
4f9855b5c4
tty: simplify by running in the sys_clk domain; use NCO for baud
|
il y a 3 ans |
|
H. Peter Anvin
|
16e9576297
fpga: make the SDRAM work!
|
il y a 3 ans |
|
H. Peter Anvin
|
9e0713c926
sdram: remove misaligned handling
|
il y a 3 ans |
|
H. Peter Anvin
|
115e7850e2
tty: actually clock tty unit; alternative serial port on GPIO
|
il y a 3 ans |
|
H. Peter Anvin
|
10bc2b4ed1
Make the LED output numbers match the order on the back
|
il y a 3 ans |
|
H. Peter Anvin
|
f2060589ab
Default baud rate = 115200, baud rate programmable
|
il y a 3 ans |
|
H. Peter Anvin
|
4410a635c4
Minimal console serial port (1000000-N81) "Hello, World!"
|
il y a 3 ans |
|
H. Peter Anvin
|
265fb7692e
CPU now can execute instructions, at least in simulation!!
|
il y a 3 ans |
