ip
|
30d5acc569
Change core clock to 168 MHz and video clock to 48 MHz
|
3 years ago |
output_files
|
30d5acc569
Change core clock to 168 MHz and video clock to 48 MHz
|
3 years ago |
scripts
|
1792b0ac94
pinout: move scripts to scripts/; use a script to read *.pins directly
|
3 years ago |
.gitignore
|
8bf5d90a2d
.gitignore: add some editor temp file patterns
|
3 years ago |
max80.pins
|
85544a3c97
Add pin for flash_mosi; update some I/O options
|
3 years ago |
max80.qpf
|
e831938e38
max80 blink test
|
3 years ago |
max80.qsf
|
94b62ada47
max80.qsf: restore sourcing of pins.tcl
|
3 years ago |
max80.sdc
|
6ef7e7822d
Update PLL IP files; fix .sdc file
|
3 years ago |
max80.sv
|
30d5acc569
Change core clock to 168 MHz and video clock to 48 MHz
|
3 years ago |
max80_assignment_defaults.qdf
|
5ddc02d7cf
Update pinout to match latest schematic
|
3 years ago |
max80jic.cof
|
7522b73a70
Update configuration assigments, JIC generation
|
3 years ago |
sdram.sv
|
afc9429471
Add simple SDRAM controller
|
3 years ago |
synchro.sv
|
029238233d
Rename *.v files to *.sv
|
3 years ago |
tmdsenc.sv
|
029238233d
Rename *.v files to *.sv
|
3 years ago |
transpose.sv
|
e831938e38
max80 blink test
|
3 years ago |