 H. Peter Anvin
|
9bf7d10a84
tty: add status register and irq support; clean up iodev map
|
3 years ago |
|
H. Peter Anvin
|
cae89058dc
fw/Makefile: add explicit path to CROSS
|
3 years ago |
|
H. Peter Anvin
|
03019163e4
spirom: revert uploader to arbitrary 8*n-byte bursts
|
3 years ago |
|
H. Peter Anvin
|
42f4ad6376
Make downloader work; use PLL for SDRAM clock offset
|
3 years ago |
|
H. Peter Anvin
|
27454bdbd3
qsfdeps.pl: ignore Signaltap files
|
3 years ago |
|
H. Peter Anvin
|
925ec18e6d
fw: add data download test
|
3 years ago |
|
H. Peter Anvin
|
445c3542f1
Makefile target to really strip Signaltap from max80.qsf
|
3 years ago |
|
H. Peter Anvin
|
a7b663743d
max80.sdc: add back output delay for sr_clk
|
3 years ago |
|
H. Peter Anvin
|
f476073603
SPI ROM -> SDRAM download unit (not quite working yet?)
|
3 years ago |
|
H. Peter Anvin
|
08ac6caba9
fw: revert to 115200 bps
|
3 years ago |
|
H. Peter Anvin
|
0176e771d1
fw: irq wrapper, picorv32 custom instructions, _die() with blinkenlights
|
3 years ago |
|
H. Peter Anvin
|
56287b0a05
sdram: leave CKE permanently enabled
|
3 years ago |
|
H. Peter Anvin
|
6b7c85430e
sdram: I/O timing tweaks, hopefully for the better...
|
3 years ago |
|
H. Peter Anvin
|
e9f9d2c765
fw: print error messages on a new line
|
3 years ago |
|
H. Peter Anvin
|
f2f1e52e5e
fw: better SDRAM test (fails?)
|
3 years ago |
|
H. Peter Anvin
|
b2bb8e764d
fw: avoid 64-bit division in con_set_baudrate()
|
3 years ago |
|
H. Peter Anvin
|
4f9855b5c4
tty: simplify by running in the sys_clk domain; use NCO for baud
|
3 years ago |
|
H. Peter Anvin
|
16e9576297
fpga: make the SDRAM work!
|
3 years ago |
|
H. Peter Anvin
|
c2bee3cb77
fw: pull in libc, printf to console, SDRAM test
|
3 years ago |
|
H. Peter Anvin
|
9e0713c926
sdram: remove misaligned handling
|
3 years ago |
|
H. Peter Anvin
|
115e7850e2
tty: actually clock tty unit; alternative serial port on GPIO
|
3 years ago |
|
H. Peter Anvin
|
0af5c2d01d
Merge branch 'main' into uart-rework
|
3 years ago |
|
H. Peter Anvin
|
9a9c1beba7
fpga: quartus programming targets
|
3 years ago |
|
H. Peter Anvin
|
0bb16fa955
fpga: switch RxD and TxD back for reworked boards
|
3 years ago |
|
H. Peter Anvin
|
10bc2b4ed1
Make the LED output numbers match the order on the back
|
3 years ago |
|
H. Peter Anvin
|
b87dddeaa9
fw: tty is not working due to invalid pinout
|
3 years ago |
|
H. Peter Anvin
|
73e518e763
fpga/Makefile: run quartus_pow after quartus_sta
|
3 years ago |
|
H. Peter Anvin
|
9b1134ea5b
sdram: improve initialization timing
|
3 years ago |
|
H. Peter Anvin
|
f2060589ab
Default baud rate = 115200, baud rate programmable
|
3 years ago |
|
H. Peter Anvin
|
776ec1c1d2
tools/Makefile: avoid rebuilding over and over
|
3 years ago |
