 H. Peter Anvin
|
06f36dc8f0
Merge remote-tracking branch 'origin/main' into slow
|
il y a 3 ans |
|
H. Peter Anvin
|
808ba7c43c
usb: use a direct interface between the CPU and the USB FIFOs
|
il y a 3 ans |
|
H. Peter Anvin
|
379c6a10bc
sdram: fix refresh rate at lower clock speed
|
il y a 3 ans |
|
H. Peter Anvin
|
92d18543b8
tty: don't require DTR#; v2: output some clocks on gpio[135]
|
il y a 3 ans |
|
H. Peter Anvin
|
60be2e1201
v2: v2 has a 16 MHz oscillator instead of 48 MHz
|
il y a 3 ans |
|
H. Peter Anvin
|
81633591fa
v2: abc_host and abc_a_oe are redundant and unified in v2
|
il y a 3 ans |
|
H. Peter Anvin
|
7c7d4cd52c
usb: set the device serial number
|
il y a 3 ans |
|
H. Peter Anvin
|
08d8d7d2c8
More cleanups of multi-version... still broken?!
|
il y a 3 ans |
|
H. Peter Anvin
|
344ccf56d4
Fixes for dual version generator
|
il y a 3 ans |
|
H. Peter Anvin
|
6db45e74e6
WIP: build both v1 and v2
|
il y a 3 ans |
|
H. Peter Anvin
|
75a6dbc7fa
fpga: infrastructure for building v1 and v2 FPGA
|
il y a 3 ans |
|
H. Peter Anvin
|
372899ea3b
Move most code to SDRAM; fix problems with code in SDRAM; cleanups
|
il y a 3 ans |
|
H. Peter Anvin
|
de1566292f
clocks: centralize strobes; rng: shut down when not in use
|
il y a 3 ans |
|
H. Peter Anvin
|
4e65673781
spirom: add support for sending arbitrary SPI commands
|
il y a 3 ans |
|
H. Peter Anvin
|
a5abfc202c
reset: don't reset USB of soft reset; soft reset on input BREAK
|
il y a 3 ans |
|
H. Peter Anvin
|
3dfb6626a1
More clock tree changes; fix rng oscillator sources
|
il y a 3 ans |
|
H. Peter Anvin
|
d64ebed344
rng: add the abc_clk to the inputs
|
il y a 3 ans |
|
H. Peter Anvin
|
ac8a492ba2
sdram: fix 8-bit ports; rename fw/ to rv32/ to avoid confusion
|
il y a 3 ans |
|
H. Peter Anvin
|
980eaf0400
Restructure clock tree; better sdram timing; random number generator
|
il y a 3 ans |
|
H. Peter Anvin
|
f3ee4f685c
fpga: enable USB core
|
il y a 3 ans |
|
H. Peter Anvin
|
cc37f87c67
sdram: rewrite as parameterized ports; usb: add USB core for testing
|
il y a 3 ans |
|
H. Peter Anvin
|
8218421642
fpga: set HDMI pixel clock to 56 MHz; correct PLL and HDMITX settings
|
il y a 3 ans |
|
H. Peter Anvin
|
f24cac3c43
fpga: lint code to make ModelSim RTL simulation work again
|
il y a 3 ans |
|
H. Peter Anvin
|
510e702728
video: initial simple video generator; add support for HDMI TERC4
|
il y a 3 ans |
|
H. Peter Anvin
|
1dfcf38fed
sdcard: attempt to handle insertion and removal
|
il y a 3 ans |
|
H. Peter Anvin
|
a8cfea4d31
Remove support for 32 kHz and serial port workarounds
|
il y a 3 ans |
|
H. Peter Anvin
|
2f3640b11c
fpga: rename abc_master to abc_host
|
il y a 3 ans |
|
H. Peter Anvin
|
378b746e22
fpga: code lint fixes (no functional change)
|
il y a 3 ans |
|
H. Peter Anvin
|
f9c6fb9913
max80.sv: abc_sr_wd is a bus, not a single wire
|
il y a 3 ans |
|
H. Peter Anvin
|
80cd70eb57
iodevs: auto-generate common constants
|
il y a 3 ans |
